Activity Report 2012





EUROPRACTICE IC Service The right cocktail of ASIC Services

EUROPRACTICE IC Service offers you a proven route to ASICs that features:

- Low-cost ASIC prototyping
- Flexible access to silicon capacity for small and medium volume production quantities
- Partnerships with leading world-class foundries, assembly and testhouses
- Wide choice of IC technologies
- Distribution and full support of high-quality cell libraries and design kits for the most popular CAD tools
- RTL-to-Layout service for deep-submicron technologies
- Front-end ASIC design through Alliance Partners

Industry is rapidly discovering the benefits of using the EUROPRACTICE IC service to help bring new product designs to market quickly and cost-effectively. The EUROPRACTICE ASIC route supports especially those companies who don't need always the full range of services or high production volumes. Those companies will gain from the flexible access to silicon prototype and production capacity at leading foundries, design services, high quality support and manufacturing expertise that includes IC manufacturing, packaging and test. This you can get all from EUROPRACTICE IC service, a service that is already established for 15 years in the market.

The EUROPRACTICE IC Services are offered by the following centers:

- imec, Leuven (Belgium)
- Fraunhofer-Institut fuer Integrierte Schaltungen (Fraunhofer IIS), Erlangen (Germany)



The European Commission is funding the Europractice IC Service under the IST programme in the 7th framework.

This funding is exclusively used to support European universities and research laboratories.

(imer

OMP CODE 2

COND COD

Foreword

Dear EUROPRACTICE customers,

Again a year has passed, meaning we are offering now the EUROPRACTICE service for 17 years (since 1995) or 23 years including the initial 6 years of stimulating microelectronic design at the European universities and research institutes through EUROCHIP. For most of the professors currently teaching IC and MEMS design affordable access to CAD tools and IC/MEMS prototyping through EUROPRACTICE comes for granted as they have not been involved in the set up in the early years. It certainly does not come for granted. Without the continuous financial support of the European Commission, access would not exist in the form (portfolio of different tools and technologies and prices) we offer it today. In addition the service would not exist without the continuous technical support since all those years of the EUROPRAC-TICE partners imec, STFC and Fraunhofer. Every year or every two years, the partners have to submit a proposal and negotiate a contract with the European Commission. This most of the time runs very fluently without interruption for the 650 European Europractice members. Europe can be proud of the success of EUROPRACTICE, a pan-European service of CAD access to tools and technologies, allowing collaboration between universities, research institutes and companies using the same tools and technologies, allowing innovation in Europe. It is unique in the world.


In 2012 we signed a new 1.5 year contract with the European Commission to continue to offer our services to the 650 European Academia at favorable prices and allowing again to offer *mini@sic* MPW runs at discounted prices. In January 2013 we submitted a new proposal to continue the EUROPRACTICE service after 1 July 2013.

Despite the fact that the *mini@sic* designs decreased considerably in 2012 due to the temporary gap of discounted prices, the total number of designs prototyped is still high (454 designs worldwide). For the first time since our start, the majority of designs is now fabricated in 0.18/0.15 micron technologies.

In 2011 we started to offer integrated MEMS technology based on SiGeMEMS layers on top of standard 0.18µ CMOS integrated circuits. Although this is a promising technology for heterogeneous system integration, the take-up by the Academia was very small (mainly due to the relatively high cost). As a result the offering was not financially viable and EUROPRACTICE has to discontinue this offering in 2013.

Despite this, we continue to look for new MEMS-like and speciality technology offerings.

Finally, I thank you for your continuous support, look forward to future cooperation and hope to meet you at our booths on exhibitions like DATE, DAC, GSA, ...



Sincerely yours,

Dr. C. Das Chairman EUROPRACTICE IC Service imec (Belgium)

Table of contents

Forew	ord	1
Your To	otal and Turn-Key A	SIC Solution
E	asy access	
A	ASIC Design	
E	Backend Operation S	ervices through cooperation with certified partners4
F	From prototypes to in	nitial volumes5
F	From initial volumes	to full production6
E	UROPRACTICE offer	s deep submicron design support service7
L	ow cost IC-prototyp	ing
т	Technologies / Supp	ly partners / <i>mini</i> @ sic 9
S	Space Qualification a	according to ESCC900010
v	Web site / EUROPRA	CTICE-online11
Result	s	

MPW prototyping se	rvice12
Small volume projec	ts13

Examples of ASIC projects	
austriamicrosystems.	
IHP	
MEMSCAP	
TSMC	
UMC	

List of customers	
-------------------	--

EUROPRACTICE :

Your Total and Turn-Key ASIC Solution

EUROPRACTICE provides semiconductor and system companies with a total and turn-key ASIC solution including :

- easy access to foundry design rules, cell libraries and design kits
- deep submicron RTL-to-layout service
- low cost prototype fabrication service
- volume fabrication service including wafer fabrication, packaging and test
- ASIC qualification
- logistics
- technical customer support


New fables startup companies as well as small companies or companies having small ASIC volume products in niche markets experience huge problems to get access to foundries since their volume is too small.

EUROPRACTICE has wafer foundry agreements with different leading suppliers, allowing to offer the most advanced as well as specific technologies to those customers. Our foundry partners acknowledge the EUROPRACTICE Service as the optimal solution to provide wafer capacity to smaller customers. Suppliers see EUROPRACTICE as one big customer representing about 650 universities, research centers and 300 companies world-wide. Through agreements with foundry partners, EUROPRACTICE is able to offer ASIC solutions ranging from a few wafers to thousands of wafers per year.

Easy access

Through its agreement with foundries and library partners, EUROPRACTICE is allowed to distribute foundry technology information and cell libraries upon simple signature of a standard Non-Disclosure Agreements or a Design Kit License Agreement. Those agreements can be downloaded from the EUROPRACTICE website. In this way you have access in a few days without having to go through a painful customer qualification procedure at the foundry. Foundry information includes design rules, spice parameters, design & layout manuals and DRC/ERC/LVS decks. Cell library information includes library manuals and design kits for most of the popular CAD tools (Cadence, Synopsys, Mentor Graphics, Tanner, etc.). This foundry and library information is distributed on the EUROPRACTICE CD-ROM or via FTP.

ASIC Design



When customers have received design rules, cell libraries, etc., they can start the ASIC design. ASIC design can be split up into front-end design and back-end design. Frontend design covers ASIC specification feasibility study and design including tasks such as schematic entry, VHDL description, scan insertion, simulation and synthesis. The front-end design can be carried out by the customer himself or can be subcontracted to a design house. During this design phase, Europractice offers technical support on technology, test, type of package, etc. Important knowhow and feedback from the test house will be used to improve the DFT (Design For Testability). "State-of-the-art" CAD tools are used during the ASIC design phase.

When the netlist is ready the backend design activity starts including layout generation using state-of-the art layout tools. Deep submicron digital place & route tasks are in most cases not performed by the customers. For those customers that have not their own layout tools, EUROPRACTICE is offering such deep submicron layout service (see deep submicron layout service on page 7). After initial layout, timing verification is carried out by the customer using parasitic layout information and layout is iterated until timing is met. Verification of the design needs to be done in all technology corners.

When layout is finished, a final DRC (Design Rule Check) and LVS (Layout versus Schematic) is performed on the GDS-II database in order to deliver a correct GDS-II to the foundry for manufacturing.


Backend Operation Services through cooperation with certified partners

A history of more than 25 years offering programs to microelectronics industry and academia endorse Europractice as the key partner to your ASIC's success. We embrace COT and turnkey business models to adapt to your requirements with a maximum level of transparency and flexibility. Side by side with world class partners and our long term agreements, Europractice boosts the deployment of your chip backend operations activities. This business environment is strengthened by a skilled team of in-house engineers who provide a reliable integrated service, from technical aspects up to logistics and supply chain management.

Through these collaborative agreements our customers can benefit of working with highly recognized chip industry players. The most relevant companies involved in our semiconductor supply chain are listed below:

- Foundry partners: TSMC, UMC, ON Semi, ams, IHP, LFoundry
- Ceramic assembly partners: HCM, Systrel, Optocap, Kyocera
- Plastic assembly partners: ASE, Kyocera, Unisem
- Wafer bumping partner: Pactech, ASE
- Test partners: ASE, Microtest, Delta, Rood Technology and Blue test
- Failure analysis: Maser Engineering
- Library partners: Faraday, ARM

From prototypes to initial volumes



Thanks to our 25 years of experience, the client can rely on the Europractice service to bring the ASIC from prototype stage to full production stage.

Prototype fabrication

When all the checks have been performed, the ASIC can be fabricated on one of the MPW's or on a dedicated mask set. Europractice will produce the first prototypes for the customer and organize the assembly in ceramic or plastic packages if required. Using their own bench tests, the designer can check the functionality of the ASIC in an early stage.

Development of a test solution

When the device behaves according to the ASIC specifications, a test solution on an ATE (Automatic Test Equipment) platform is required to deliver electrical screened devices using a volume production test program. The devices can be tested on both wafer level as well on packaged devices. The goal is to reduce the test time and to test the ASIC for manufacturing problems using the ATPG and functional patterns.

Europractice will support you during the development of single site test solution as well as with a multi-site test solution when high volume testing is required. Based on the test strategy followed diverse type of implementations can be realized.

Debug and characterization

Before going into production a characterization test program will check if all the ASIC specifications are met according to the customer expectations. Threshold values are defined for each tested parameter. The software will test all different IP blocks and the results will be verified with the bench test results.

A characterization at Low (LT), Room (RT) and High (HT) temperature will be performed on a number of (corner) samples together with statistical analysis (Cp and Cpk) to understand the sensitivity of the design against corner process variations.

Qualification

When the silicon is proven to be strong against process variations, the product qualification can start. Europractice can support you through the full qualification process using different kind of qualification flows ranging from Consumer, Industrial, Medical to Space according to the Military, Jedec and ESCC standards....

In this stage of the project, qualification boards must be developed for reliability tests and environmental tests.



Lot Acceptance tests

- Pre-cap inspection
 Destructive Physical Analysis (DPA)
- Electrical screening
- External and Internal visual inspection
- Cross sectioning: SEM
- Radiation tests (Tid, SEE)

Mechanical Acceptance tests

- Bond pull, Die shear
- Solderability
- Gross & Fine leakage tests
- PIND
- Marking resistance
- Mechanical shock
- Constant acceleration
- Vibration tests

Environmental tests

- Pre-conditioning
- TCT
- HTS
- HAST
- Autoclave, unbiased

Qualification tests

- Static or dynamic burn-in
- Operating life tests (HTOL)
- ESD & LU tests

Failure Analysis

- Non-destructive analysis: X-ray, SAM
- Electrical Failure analysis: Photo Emission Microscopy, probing, OBIRCH
- Physical analysis: SEM, TEM, FIB

From initial volumes to full production

Supply chain management


Europractice is responsible for the full supply chain. This highly responsive service takes care of allocating in the shortest time the customer orders during engineering and production phases. Integrated logistics is applied across the partners to accurately achieve the final delivery dates.

Customer products are treated internally as projects and followed closely by the imec engineers. Our strong partner's relations empower us to deal with many of the changing requests of our customers. Europratice therefore acts as an extension of the operational unit of the customers by providing them a unique interface to the key required sub-contractors.

Yield improvement

Europractice can perform yield analysis to determine critical points during the production and suggest the correct solution to maximize the yield. During the qualification of the device on 3 different corner lots, Europractice can support the customer in defining the final parameter windows. Depending on the device sensitivity to process variations, the foundry will use the optimal process flow. During the ramp-up phase, data of hundreds of wafers will be analyzed to check for yield issues related to assembly or wafer production. Europractice is using the well proven tool Examinator™ from Galaxy Semiconductor that enables our engineers to perform fast data and yield analysis studies.

From protype to production Keeping cost under control



Europractice supports you from production ramp up till volume production taking into account global project costs. In cases of certain high volume in test is achieved, we are able to transfer the production test solution to Far East. The replicated test solutions are developed in close relationship with the Far East test houses to be fully compliant with their tester platforms.

B


EUROPRACTICE offers deep submicron design support service

Synthesis and layout of deep submicron chips is not straightforward. You need a highly trained team of engineers equipped with expensive state-of-the art EDA tools to tape out first time right Silicon. The chips are growing in size while the technology dimensions are getting smaller and power specifications are becoming more stringent. Because of this, chip designers have to understand how to tackle issues like: hierarchical layout, clock skew, latencies of interacting clock domains, IR-drop on the power distribution, electro-migration and signal integrity, handling many metal layers in the backend, incorporating IP blocks in the design, on-chip variation, design for packaging, design for manufacturing... And the list goes on.


Supporting high-level system designers on the road to tapeout, EUROPRACTICE IC Service provides a physical design support service starting from RTL code in VHDL or Verilog or from a synthesized netlist.

The service supports the whole back-end design flow including synthesis, floorplanning, deep-submicron place and route and multi-mode multi-corner optimization, timing analysis, extraction, scan and BIST insertion and ATPG, tape-out preparation, etc. The service is equipped with state-of-the art tools from the major EDA vendors and has already supported technologies from many different foundries down to 28nm.

Many circuits were successfully taped out for in-house developed Systems-On-a-Chip as well as for ASICs developed by companies, design houses, research institutes and universities. These circuits included a.o. analog full custom blocks, memory macro's from different vendors, special I/O cells and RTL level (soft and firm) IP. The team is well versed in low-power techniques as well as the state-of-the art power format descriptions (CPF/UPF). Interrelated gated clock domains, power shut-off, multi supply-voltage and backbiasing have been successfully implemented.



XentiumDARE: System-on-Chip integrating Recore(NI)'s DSP and NoC based on imec's radiation hardened DARE library cells. (By courtesy of imec)



ASIC for an industrial cryptography application. (By courtesy of imec)

Low cost IC prototyping

The cost of producing a new ASIC for a dedicated application within a small market can be high, if directly produced by a commercial foundry. This is largely due to the NRE (Non-Recurring Engineering) overheads associated with design, manufacturing and test.

EUROPRACTICE has reduced the NRE, especially for ASIC prototyping, by two techniques:

- (i) Multi Project Wafer Runs or (ii) Multi Level Masks.

Multi Project Wafer Runs

By combining several designs from different customers onto one mask set and prototype run, known as Multi Project Wafer (MPW) runs, the high NRE costs of a mask set is shared among the participating customers.

Fabrication of prototypes can thus be as low as 5% to 10% of the cost of a full prototyping wafer run. A limited number of tested or untested ASIC prototypes, typically 20-50, are delivered to the customer for evaluation, either as naked dies or as encapsulated devices. Only prototypes from fully qualified wafers are taken to ensure that the chips delivered will function "right first time".

In order to achieve this, extensive Design Rule and Electrical Rule Checkings are performed on all designs submitted to the Service.

EUROPRACTICE is organising about 200 MPW runs per year in various technologies.

Multi Level Mask Single User Runs


Another technique to reduce the high mask costs is called Multi Level Mask (MLM). With this technique the available mask area (20 mm x 20 mm field) is typically divided in four quadrants (4L/R : four layer per reticle) whereby each quadrant is filled with one design layer. As an example: one mask can contain four layers such as nwell, poly, ndiff and active. The total number of masks is

thus reduced by a factor of four. By adapting the lithographical procedure it is possible to use one mask four times for the different layers by using the appropriate quadrants. Using this technique the mask costs can be reduced by about 60%.

The advantages of using MLM single user runs are : (i) lower mask costs, (ii) can be started any date and not restricted to scheduled MPW runs, (iii) single user and (iv) customer receives minimal a few wafers, so a few hundreds of prototypes.

This technique is preferred over MPW runs when the chip area becomes large and when the customer wants to get a higher number of prototypes or preserie. When the prototypes are successful, this mask set can be used under certain conditions for low volume production.

This technique is only available for technologies from ON Semiconductor, IHP, LFoundry and TSMC.



Technologies

For 2013, EUROPRACTICE has extended its technology portfolio. Currently customers can have access to prototype and production fabrication in the following technologies :

- \circ AMIS 0.7 μ Co7M-D 2M/IP & AMIS 0.7 μ Co7M-A 2M/IP/PdiffC/HR
- AMIS 0.5µ Co5M-D 3M/IP & AMIS 0.5µ Co5M-A 3M/2P/HR
- AMIS 0.5µ CMOS EEPROM C5F & C5N
- AMIS 0.35µ C035M-D 5M/IP & AMIS 0.35µ C035M-A 5M/2P/HR
- AMIS 0.35μ Co35U 4M (3M & 5M optional) only thick top metal
- AMIS 0.7μ Co7M-I2T100 100 V 2M & 3M options
- AMIS 0.7μ Co7M-I2T30 & I2T30E 30 V 2M & 3M options
- AMIS 0.35µ Co35 I3T8oU 8o V 4M 3M optional (5M on special request)
- AMIS 0.35µ Co35 I3T50 50 V 4M 3M optional (5M on special request)
- AMIS 0.35µ C035 I3T25 3.3/25 V 4M (3M & 5M optional) only thick top metal
- ams 0.35µ CMOS C35B3C3 3M/2P/HR/5V IO
- ams 0.35µ CMOS C35B4C3 4M/2P/HR/5V IO
- ams 0.35µ CMOS C350PTO 4M/2P/5V 10
- ams 0.35µ HV CMOS H35 120V 3M & 4M
- ams 0.35µ SiGe-BiCMOS S35 4M/4P
- ams 0.18µ CMOS C18 6M/1P/MIM/1.8V/5V
- ams 0.18µ HV CMOS H18 6M/50V/20V/5V/1.8V/MIM
- IHP SGB25V 0.25µ SiGe:C Ft=75GHz@BVCEO 2.4V
- IHP SGB25VGD 0.25µ SiGe:C Ft=75GHz@BVCEO 2.4V + RF HV-LDMOS GD-Module 22V
- IHP SG25H1 0.25µ SiGe:C Ft/Fmax=190GHz/220GHz 5M/MIM
- IHP SG25H3P 0.25µ Complementary SiGe:C Ft/Fmax (npn)110/180GHz / (pnp) 90/120GHz 5M/MIM
- IHP SG25H3 0.25µ SiGe:C Ft/Fmax= 110/180GHz 5M/MIM
- IHP SG13S SiGe:C Bipolar/Analog/CMOS Ft/Fmax= 250/300GHz 7M/MIM
- IHP SGI3C SiGe:C CMOS 7M/MIM
- IHP SG13G2 SiGe:C Bipolar/Analog Ft/Fmax= 300/500GHz 7M/MIM
- IHP BEOL SG25 + RF-MEMS + LBE (MI and Metal Layers Above)
- IHP BEOL SG13 + LBE + Cu (M1 and Metal Layers Above)
- TSMC 0.25µ CMOS General LOGIC, MS or MS RF
- TSMC 0.18µ CMOS General LOGIC, MS or MS RF (MIM: 1.0 or 2.0 fF/um2 / UTM: 20kÅ)
- TSMC 0.18µ CMOS High Voltage Mixed-Signal (CV018LD 1.8/3.3/32V)
- TSMC 0.13µ CMOS General LOGIC, MS or MS RF (8-inch)
- TSMC 0.13µ CMOS General LOGIC, MS or MS RF (12-inch)
- TSMC 90nm CMOS General or LP Logic, MS or MS/RF (12-inch)
- TSMC 65nm CMOS General or LP MS/RF
- TSMC 40nm CMOS General or LP MS/RF
- UMC Li8o Logic GII
- UMC Li8o Mixed-Mode/RF
- UMC Li8o Low Leakage
- UMC Li8o EFLASH Logic GII
- UMC CIS18 Image Sensor 1P4M CONV Diode
- UMC CIS18 Image Sensor 2P4M ULTRA Diode
- UMC Li3o Logic
- UMC Li30 Mixed-Mode/RF
- UMC LIIOAE Logic/Mixed-Mode/RF
- UMC L90N Logic/Mixed-Mode/RF
- UMC L65N Logic/Mixed-Mode/RF LL
- UMC L65N Logic/Mixed-Mode/RF SP
- MEMSCAP METALMUMPS
- MEMSCAP PolyMUMPS
- MEMSCAP SOIMUMPS
- ePIXfab-imec SiPhotonics Passives
- ePIXfab-imec SiPhotonics Full Platform
- LFoundry LF150 0.15µ CMOS RF Standard & Low Leakage 1P6M + Thick Metal 1.8V/3.3V MIM

mini@sic prototyping conditions

for universities and research laboratories

Prototyping costs have been increasing with scaled technologies due to high mask costs. Even on MPW runs with shared costs, the minimum prototyping fee (corresponding to a minimum chip area) is high for advanced technologies such as 90, 65 and 40nm.

In order to stimulate universities and research institutes to prototype small ASIC designs, Europractice has introduced in 2003 the concept of **mini**@sic.

That means that Europractice has selected several MPW runs on selected technologies on which universities and research institutes have the opportunity to prototype very small ASIC designs at a highly reduced minimum prototype fee. The minimum charged chip area is highly reduced.

Through the **mini**@*sic* concept, the price is reduced considerably. For the most advanced technologies however, the prototyping fee is further reduced through extra funding by the European Commission through the Europractice project (only for European universities and research institutes).



By courtesy of imec

9

Space Qualification according to ESCC9000

During 25 years, Europractice built up a lot of experience for space qualification. Following the ESCC 9000 standard, the service is providing full support to get your product qualified and ready for flight model. Always pushing the limits of the technology the Europractice is the solution to launch your ASIC to space. irradiation (Tid) and single event effect test (SEE). Over the years, imec, together with its partner Microtest developed, a portable test system called Hatina. This portable tester enables imec to perform a complete measurement and data log of the devices while performing radiation tests. These real-time measurements provide the customer with

From the start of the project, Europractice provides consulting on the ASIC die pad layout taking into account the parasitics of the full package. Afterwards, if necessary, a dedicated package for your ASIC will be manufactured. The expertise of Europractice together with the professionalism of our partners result in a solution that will fit your space requirements. In order to increase the yield after packaging, Europractice provides their customers with wafer probing prior before to assembly. All ASIC's are assigned to a unique number at wafer level. Taking this approach



By courtesy of Microtest – Hatina ATE

an in-depth understanding how the ASIC will behave in space.

When passing radiation tests, all the remaining parts will enter the chart F3 for screening and will continue from there to chart F4 for qualification. Working with different partners enables imec to implement in their supply chain a significant amount of quality assurance gates (QA gates). Imec has built up huge experience in logistics and an internally developed tool keeps track of the status of all devices.

In order to assess the operating life time of a device, a dedicated burnin oven was developed. This oven has the ability

Europractice is able to provide full traceability of all the components.

When the ASIC's are ready to be assembled into the package, a pre-cap inspection is done. This step is in close cooperation with the customer, our partners and the experts of the Europractice service.

Before chart F4 of the qualification is performed, Europractice will check if the lot can be accepted by performing the "Lot Acceptance Test". This Lot Acceptance Test includes data analysis of the wafers and radiation tests. The radiation tests include the total dose steady-state to heat your ASIC up to the desired temperature, while the auxiliary components are still at room temperature. This makes sure that when a fail is detected, the customer knows that this is related to the device and not to one of the auxiliary components. During the operating life all devices are monitored and all data is written to a log file. Finally a "Qualification report" is delivered together with the ASIC's (flight models) which contain all the data of each device.

10

WEB site

http://www.europractice-ic.com

The Europractice web site for IC prototyping has been totally renewed and provides full information such as:

- Technologies
- Specification sheets
- Available and supported cell libraries and design kits
- MPW runs
- MPW prices
- Small volume possibilities
- Deep submicron netlist-to-layout service
- Procedures for registration of designs for prototyping
- Etc.

Europractice-online

http://www.europractice-online.be


In 2003 Europractice introduced "Europracticeonline", a platform for information exchange. This platform is hosted by imec's Microelectronics Training Center.

Users can register to access information available on Europractice-online. The information that is available is grouped per technology and contains:

- Public information
- Confidential information in 'closed' domains, accessible after signature of Non-Disclosure Agreement or Design Kit License Agreement
- News flashes
- Frequently Asked Questions
- Mailing lists

The user can personalize the mailing lists in such a way that he is automatically informed by e-mail whenever a new document is posted, news is posted, FAQ is posted, etc. The user can choose for which technologies he will be notified. As such managers can select to be informed on latest news, whereas designers can ask to be notified on all new items for a specific technology.





Results


MPW prototyping service

ASICs prototyped on MPW runs

In 2012, a total of 545 ASICs have been prototyped. 74% of the designs are sent in by European universities and research laboratories while the remaining 26% of the designs is being sent in by non-European universities and companies world-wide.


Geometry mix


Year over year we see a shift towards newest technologies. Also in 2012 the same trend is shown. For the first time, the majority of designs is done in 0.18μ / 0.15μ technology (32%). Also the number of designs in 65nm technology has taken up.




*mini@*sic


Very encouraging is the fact that the *mini@sic* concept continues to be accepted very well by the universities in 2012, although the funding by the EC was interrupted for about one year.





MPW designs in 2012: technology node and number of designs







Small volume projects

More and more customers are using the COT (Customer Own Tooling) model when they need volume production. Through this COT model they have full control about every aspect of the total design and production flow. Large customers with sufficient ASIC starts and volume production can invest in the COT model as it requires a considerable knowledge and experience about all aspects such as libraries, design kits, transistor models, testing, packaging, yield, etc. For smaller customers the COT model is very attractive but very difficult due to the lack of experience. For those customers EUROPRACTICE offers the solution by guiding the customers through the full production flow applying the COT model. EURO-PRACTICE helps you with technical assistance in the selection of the right package, setting up the test solution, yield analysis, qualification, etc.

Through EUROPRACTICE you can also experience the benefits of the COT model.








Examples of ASIC projects

ams

Programmable 2-channel ASIC for portable long-term monitoring of biomedical signals Hamburg University of Technology, Germany Institute of Nanoelectronics

Contact: Nashwa Abo Elneel, Dietmar Schroeder and Wolfgang Krautschneider E-mail: nashwa.elsayed@tu-harburg.de Technology: austriamicrosystems 350nm CMOS C35B4C3 Die size: 3.107 mm x 4.072 mm



Introduction

In recent years, the research and development of CMOS integrated circuits for biomedical signal acquisition systems has increased significantly. This has resulted and will result in novel medical device solutions, as it allows not only a reduction of costs for traditional medical devices, but also facilitates portable long-term applications or implantable solutions.

To cover the wide range of biomedical signals, for e.g. EEG, ECG, EMG and EP, the system should be adaptable to their characteristical features. Hence, providing an optimal setting of the overall system with respect to the signal type and system application achieves the desired system flexibility. In this context, the analog frontend (AFE) is the prime candidate for configurability.

In this regard, the institute of Nanoelectronics at the Hamburg University of Technology, Germany, is developing configurable general purpose ASICs for biomedical signal acquisition, which are able to handle different biomedical signals.

Description - Application

The illustrated layout is for a fabricated 2-channels ASIC. The chip consists of 2 identical channels for the sensitive acquisition of small biomedical voltage signals, where each channel integrates an AFE, a sigma-delta ADC and a DAC. It has the chopper modulation of the input stages for low-noise applications which can be switched on and off. Furthermore, the AFE is programmable as low-power or lownoise by external bias current and can be calibrated in terms of CMRR, gain and bandwidth. The offset compensation is done by a DC-suppression circuit and/or by optional external high pass filter.

The output of the analog to digital converted signals is available via a bidirectional serial interface, which is used for both data reading and chip configuration. The main application intended for this ASIC is for the portable long-term monitoring of electrocardiogram (ECG) signals. In such applications, the system's power consumption plays an essential role whereas noise constraints are rather relaxed. Hence, the chip was configured for low-power operation to maximize the battery life-time. Furthermore, the choice of a serial interface rather than a parallel one matches the needs and specifications of a portable monitoring system, which requires a few number of interconnects and a low data rate for communication.

Measurement Results

Tests and measurements of the fabricated ASIC has proven a full functionality in relation to the designed features.

Why Europractice?

Europractice has a variety of fabrication technologies and offers the mini@sic program which allows to fabricate dies having relatively small sizes at affordable prices. In addition, it offers the opportunity for universities to manufacture designs that are based on academic research and not industry related. The Europractice staff, both at the Fraunhofer Institute and IMEC, provide excellent service and supply us with all the necessary information needed to implement such advanced mixedsignal circuits in modern CMOS technologies.

Multi-channel SiPM readout ASIC

Universitat de Barcelona (UB), Institut de Ciencies del Cosmos (ICC-UB), Dept. ECM, Marti Franques I, 08028 Barcelona, Spain

Contact: Albert Comerma, David Gascón and Lluís Freixas **E-mail:** acomerma@ecm.ub.edu **Technology:** AMS 0.35 μm SiGe BiCMOS **Die size:** 2930x2540 μm2


Application

Silicon Photo-Multipliers (SiPM) are recently developed electronic devices with photon counting capabilities improving current state of the art detectors regarding high voltage requirements, signal gain and magnetic field insensitivity, while keeping at the same time excellent timing characteristics and wide dynamic range. SiPM are semiconductor devices still under development by some manufacturers in order to improve yield, to provide multi-channel architectures and to increase light sensitivity spectrum.

Immunity to magnetic field and compact form factor make SiPM an ideal choice for their usage in particle detectors (specially for calorimeters and Scintillating Fibre Trackers) and also medical applications such as PET (Positron Emission Tomography) scanners when used with an optically coupled scintillating material able to provide the conversion between high energy particles to light pulses.

Description

A mixed mode Front End Readout ASIC for common cathode Silicon Photo-Multipliers is presented with the following features: wide dynamic range, multichannel (16 channels), low input impedance (around 30 ohms) current preamplifier, low power (6mW per channel), SiPM voltage control and timing, charge and pile-up signal outputs.







Figure 1. Typical signals

This basic building blocks include: preamplifier with three signal paths (timing and energy)figure 1, fast current discriminator with digital current mode (CML) output, histeresys comparator for energy measurement and digital slow control. The timing output achieves very small jitter to perform time over threshold measurements (below 40ps jitter measured). The preamplifier stage includes a novel circuitry with saturation control that permits to be operational on the different signal paths even when the timing output is completely saturated. This circuitry permits the correct operation of the measurement outputs in a wide input dynamic range.

Why Europractice?

For small volume ASIC production EU-ROPRACTICE offers an excellent solution both in the frequency of MPW runs (*mini@sic* program) as in price and tools needed for the design. This makes an ideal choice for the submission of prototypes with relevant innovations and test Figure 1: Array of Bio-potential sensors on AMS 0. ३६७८ СМОS



Bio-potential Monitoring and Stimulation Array for Hybrid Organic-Inorganic Machines Department of Electrical and Electronic Engineering, University of Bristol, UK

Contact: Paul Warr (www.bris.ac.uk/engineering/people/person/paul-a-warr) Email: paul.a.warr@bristol.ac.uk Technology: AMS 0.35µm CMOS (C35) Die size: 7mm² From the electronics perspective, the living cells have virtually no ability to deliver energy and so the bio-potential disturbances must be observed via a very high input impedance circuit; yet the input FET must be biased correctly. This, coupled with the inherent close proximity of the monitoring points, makes the analogue front end a key element in the design.

There are significant practical problems to overcome. For example, the die must dissipate only small amounts of energy as heat because living cells in an in-vitro environment have no temperature-regulation ability. On-die temperature monitoring can drive integrated heaters (resistors) to bring the die-top temperature up to circa 37 Celsius but cooling the die-top would require extra-die systems of significant

Description

Direct interaction between the integrated cellular processing domain and the living cellular-neural domain will provide a new platform for computation, communication and control. Potential applications include prosthesis, man-machine interfaces, organic computing, living machines, and targeted drug therapy. However, the first step is a two-way analogue interface between these very different entities and a good first aim is to better understand the operation of a network of living neurons by observation at the neural scale. This work is specifically in-vitro and is at the early stage of proving a technique to observe the bio-potential disturbances generated by an array of brain cortical neurons grown on top of a high-density array of die-top monitoring points. Biochemical techniques for the patterning of brain cortical neuron growth have





Figure 2: Experimental Set-up for Early Concept-Proving Work.

been developed and the current challenge is the provision of conditions suitable for cellular-level life on an essentially non-bio-compatible IC die. bulk. One further practical problem is packaging: an aqueous environment including certain life-supporting chemicals is required on the die-top which,



18 EUROPRACTICE | EXAMPLES

consequently, must be exposed. Wire bonds for power and communication must be far from the fluid on a die of area 7mm2. In this early phase of research, a DPMS resin well is formed on the die-top which is extended to encapsulate wire bonds and non-array bond pads around the periphery.


Currently, a sensor-only die is being tested with artificial neural-like inputs via a custom-built wafer probe head and a sensor/stimulator die is being designed with temperature regulation circuits. Two Europractice MPW fabrications are planned for 2013 and no doubt many more engineering challenges will be found and (hopefully) overcome.

Why Europractice?

The University of Bristol uses Europractice-delivered EDA packages in several undergraduate and taughtpostgraduate units. This gives our students first-hand experience of industry-standard contemporary tools for analogue and digital design flows. It would not be possible for us to deliver this important learning experience to future IC designers without the support, package-maintenance and cost/ subsidy negotiations carried out by the Europractice consortium. Access to MPW runs for the practical validation of research concepts and, in cases such as the bio-chip above, physical experimentation essential to the research methodology is invaluable to us as a research institution active in the area of microelectronics.



Figure 4: Team Discussion over a Paper Copy of One of the Sensor Arrays



Fully-analog lock-in amplifier with automatic phase and frequency tuning Dept. Industrial and Information Engineering and Economics, University of L'Aquila, Italy Dept. Electronic Engineering, University of Roma Tor Vergata, Italy²

Contact: Andrea De Marcellis¹ (andrea.demarcellis@univaq.it), Giuseppe Ferri¹, Arnaldo D'Amico² Technology: AustriaMicroSystems 0.35µm CMOS C35B4C3 4M/2P/HR/5V IO Full-chip die sizes: 4.72mm X 3.26mm (15.39mm2) Package and PIN: JLCC 68 PIN Total devices: 228 nMOS; 253 pMOS; 34 capacitors; 62 resistors Supply voltage: 1.8V (single) Total current: 1.130mA (max) Total power consumption: 2.03mW (max) **Operating frequency range:** 2.5, 25Hz (selectable)

Introduction

the accurate measurement of very small signals and noisy signals (i.e., SNR<1), and/or their variations, represents a very important task, especially in sensor applications^[1-4]. In this sense, often traditional filtering techniques cannot be adopted, while it results to be very important to perform the optimization/ maximization of the measurement system sensitivity and resolution. In particular, the well-known lock-in technique, which is able to extract from noise the amplitude of an AC voltage signal at a known reference frequency, can be taken into account, obtaining a suitable SNR improvement. More in general, both commercial and in the literature lock-in amplifiers, are mainly of digital kind and show high costs and weights, owing to their rather complex architectures (often based on DSP). Alternatively, especially in sensor applications, the analog kind of the signal to be revealed suggests the use of analog lockin systems. Unfortunately, in order to allow correctly the reading of the output voltage, proportional to noisy input mean value, both analog and digital traditional lock-in amplifiers have the disadvantage of knowing or fixing the operating frequency (reference) and requiring, at power-on and continuously during the system working time, an accurate phase alignment, between input and reference signals, typically achieved by manual operations. Moreover, if an operating frequency variation occurs, the system requires an additional calibration or, in worst cases, the re-design of internal blocks.

Description of the ASIC

We have developed a new fullyanalog integrated lock-in amplifier suitable for the accurate measurements of very small and noisy signals^[5]. By means of ensured suitable internal feedbacks, the system operates automatically and continuously phase and frequency tunings of input noisy and reference signals, both at power-on and if a variation occurs (of the phase and/or the operating frequency) during the working time, providing constantly correct measurements. This new integrated system, whose layout is reported in Figure 1, has been designed and fabricated in CMOS AMS 0.35µm, as shown in Figure 2, with a single supply voltage (1.8V) and reduced power consumption (2mW). Through some external passive components, it is possible to select the operating frequency range more suitable for the desired application. Preliminary results have demonstrated the capability of this analog lock-in amplifier to measure very

small signals, also buried into noise, with improved sensitivity and resolution values which allow to reveal AC voltage signal amplitudes as low as tens of nanovolts.

Why EUROPRACTICE?

The University of L'Aquila is an active academic member of Europractice. The use of Europractice IC services, and in particular of mini@sic programs for our project prototyping, allows us to have access to a comprehensive MPW fabrication service which provides highly competitive pricing to different modern process technologies (e.g., CMOS, BiCMOS, MEMS, etc.). Moreover, we have always achieved excellent support from both the MPW and software services.





Figure 2: Photos of the fabricated chip.

Acknowledgements

this work was supported by the Italian Ministry of University (MIUR) under a Program for the Development of a National Interest Research (PRIN Project 2008XZ44B8).

References:

- [1] A. De Marcellis, G. Ferri, "Analog circuits and systems for voltage-mode and current-mode sensor interfacing applications", Springer ed. (2011), ISBN 978-9048198276.
- [2] A. D'Amico, A. De Marcellis, C. Di Carlo, C. Di Natale, G. Ferri, E. Martinelli, R. Paolesse, V. Stornelli, "Low-voltage low-ower integrated analog lock-in amplifier for gas sensor applications", Sensors & Actuators B, 144 (2010), 400-406
- [3] A. De Marcellis, G. Ferri, C. Di Natale, E. Martinelli, A. D'Amico, "A Fully-Analog Lock-In Amplifier with Automatic Phase Alignment for Accurate Measurements of Very Low Gas Concentrations", IEEE Sensors Journal, 12 (2012), 1377-1383.
- [4] A. De Marcellis, G. Ferri, E. Palange, "High sensitivity, high resolution, uncalibrated phase read-out circuit for optoelectronic detection of chemical substances". Sensors & Actuators B. in press, DOI: 10.1016/i.snb.2012.09.010, 2012.
- [5] A. De Marcellis, G. Ferri, V. Stornelli, A. D'Amico, C. Di Natale, E. Martinelli, C. Falconi, "Analog System Based on a Lock-In Amplifier Showing a Continuous and Automatic Phase Alignment", Patent RM2008-A194, 2008.





ASIC Designs in the KM3NeT Detector National Institute for Subatomic Physics - Nikhef, Science Park 105, 1098XG Amsterdam, The Netherlands

Contact: Deepak Gajanana, Vladimir Gromov, Paul Timmer, Ruud Kluit E-mail: deepakg@nikhef.nl Technology: ams 0.35µm CMOS C35B3C3 Die size: PROMiS: 2.13 mm²; CoCo: 1.0 mm²

Description

In the KM3NeT project^[1,2], Cherenkov light from the muon interactions with transparent matter around the detector, is used to detect neutrinos. Photo multiplier tubes (PMT), used as a photon sensor, are housed in glass spheres (aka Optical Modules) to detect single photons from the Cherenkov light. The PMT needs stable high operational voltage (~1.5 kV) and is generated by a Cockroft-Walton multiplier circuit, using discrete components. A surface mount PCB is designed (38 mm dia) which contains the basic CW multiplier circuit to generate the required voltages to drive the dynodes of the photomultiplier tube. The system draws less than 1.5 mA of supply current (3.3 V) with outputs up to -1500 V DC cathode voltage, a factor 10 less than the commercially available state of the art. The electronics required to collect the signals from the PMTs and to control the CW circuit, is integrated in two ASICs: a) Front-end mixed signal ASIC (PROMiS) for the readout of the PMT and b) Analog ASIC (CoCo) to control the feedback of the high voltage (HV) Cockroft Walton (CW) generator^[3,4,5].

PROMIS IC

The pre- amplifier boosts the input charge from the PMT and a comparator discriminates against an adjustable threshold level. The ToT (Time over Threshold) determines how long the signal is above the threshold value and is transmitted in the form of LVDS signals and is quantified later in the system by TDC (Time to Digital Converter). The functionality of the chip also includes two 8-bit DACs: 1. To control the threshold level of the comparator 2. To control the reference voltage of the High Voltage generation part. An analog output buffer (test purpose only) is added to monitor the pre-amplified signal for qualification of the complete PMT module. An I²C slave configuration is implemented to communicate with the chip. A 24 bit one-time programmable memory is integrated to uniquely identify each chip. The ASIC is designed in 0.35 μ m ams CMOS technology and consumes <30 mW power and has an area of 1.7mm x 1.25mm in silicon.


CoCo IC

CoCo is designed to control the feedback of the CW circuit and issue a stable HV supply for the PMT. The CoCo comprises of a current controlled oscillator, a monostable circuit to define the pulse width and over current protection for the transformer. It controls the frequency of the pulses issued to the CW circuit. The feedback voltage from the CW is converted to current and the current is used to charge and discharge a fixed capacitor on board. The change in feedback voltage, means a change in current and hence change in the frequency of the pulses, which results in the smooth operation of the regulator. The ASIC is designed in 0.35 μ m ams CMOS technology and consumes <2 mW power and has an area of 1mm x 1mm in silicon.


Advantages of the chips are : stable HV, smaller footprint, lesser cost, power and external components on the board.



The RM5-hemisphere from the KM3Net project (Propriety KM3NeT Consortium).



Plot of the PROMiS IC.



Plot of the CoCo IC.

Why Europractice?

The 'General' and '*mini*@sic' MPW runs organized by Europractice makes IC design, prototyping and low volume production affordable for Research Labs like Nikhef and therefore enables physics research to build state of the art experiments.

Acknowledgments

This work is part of the research program of the "Stichting voor Fundamenteel Onderzoek der Materie (FOM)", which is financially supported by the "Nederlandse organisatie voor Wetenschappelijke Onderzoek (NWO)", The Netherlands.

References :

[1] http://www.km3net.org

[2] http://www.km3net.org/CDR/CDR-KM3NeT.pdf

[3] P. Timmer et al. "Very low power, high voltage base for a Photo Multiplier Tube for the KM3NeT deep sea neutrino telescope", TWEPP 2010

[4] D.Gajanana et. al. "A Front end ASIC for the readout of the PMT in the KM3NeT Detector", TWEPP 2010

[5] D.Gajanana et. al. "ASIC Design in the KM3NeT Detector" , TWEPP 2012.

IHP

SILO IC Design in IHP SG13S


Lehrstuhl für Technische Elektronik, Universität Erlangen-Nürnberg, Cauerstr. 9, 91058 Erlangen, Germany

Contact: Alexander Eßwein E-mail: esswein@lte.eei.uni-erlangen.de Technology: IHP SG13S Die size: 1,01 mm²


Description


The system is developed for pulsed angle modulated signal generation at mm-wave frequency. It is based on the switched injection-locked oscillator (SILO) approach^[1]. The input signal of 5.8 GHz is coupled into the harmonics generator, which consists of a bipolar transistor with a resonant load. The load consisting of a transmission line of inductance L1 and capacitors C1 and C2 is designed to couple the wanted 11th harmonic into the transformer.





For an input power > -3 dBm, the 11th harmonic is the strongest. The now differential signal is used to lock the VCO shown here:





The signal is coupled to the collector load transmission lines of the Colpitts oscillator using a transformer with a center tap. The center tap is connected to the pulsed current source of the oscillator.

The input for the pulse control is a simple sinusoidal signal with a period that coincides with the wanted pulse repetition rate. This signal is is converted to a square wave by a Schmitt-Trigger and then applied to two delay lines. One line is a simple chain of inverters. The other line consists of current starved inverter cells. The signal of both lines is then applied to a simple 2-input AND. Manual control of the second line's delay enables control of the peak duration that is applied to the oscillator's current source.

The SILO approach has already shown promising performance in a 7 GHz system. Our goal for the circuit was testing the on-chip harmonics generation as well as finding the optimal point to couple the injection-locking signal into the tank of the oscillator.

Why Europractice?

The '*mini*@sic' MPW runs organized by Europractice allow prototyping for research in this advanced technology to be affordable for small but important designs.

References

[1] Carlowitz, C.; Esswein, A.; Weigel, R.; Vossiek, M.; , "A low power Pulse Frequency Modulated UWB radar transmitter concept based on switched injection locked harmonic sampling," Microwave Conference (GeMiC), 2012 The 7th German , vol., no., pp.1-4, 12-14 March 2012

URL: http://ieeexplore.ieee.org/stamp.jsp?tp=&arnumber=6185196&isnumber=6185137

MEMSCAP

Co-existence of MEMS antennas and MEMS sensors on a single substrate


Institute of Telecommunications (ITC), Vienna University of Technology

Contact: Dipl. – Ing. Philipp Gentner E-mail: philipp.gentner@nt.tuwien.ac.at Technology: MetalMUMPS Die size: 10 x 10 mm²

Introduction

Miniaturized antennas and miniaturized sensors are in the scope of our research for the application of RFID tags. Passive sensor tags can be used for tracking specific physical parameters of goods, for example in the food or medical supply chain.

Using a hybrid communication scheme by simultaneously occupying UHF and UWB frequency bands^[1], our system on chip has been designed and manufactured with an overall size of 3mm² [2]. Since the conductivity of the silicon in the CMOS process used for this device is large and the available area for an antenna is very small, antennas manufactured with the MetalMUMPS technology offer several advantages. In particular, reduced conductivity of the substrate, increased area, gold cladded nickel, and the possibility to raise the radiating structures above the substrate help to improve the performance. To be able to make comparisons with our available CMOS devices, the antennas have been scaled to fit into an area of 25mm². In three of the four regions of the die, a UHF loop antenna, a loop with a dipole structure, a loop with a temperature sensor (MEMS version of ^[3]) together with a fractal dipole have been placed. On the fourth region test structures for on-wafer probing were foreseen (see Fig.1).



Description

As a basis for all designs the loop antenna is placed on the circumference of the respective regions. To fulfill the metal density rules, the center of the loop is filled randomly with metal patches. The loop is formed out of two gold cladded turns of nickel. Conductor width is 46 μ m, and the spacing was chosen as 54 μ m. To increase the Q-factor of the inductor, four 25 μ m deep trenches are used underneath the conductors. Anchors are needed to fix the structure. Simulations of the structure yield an inductance of 65nH at 850MHz with a Q-factor of 12.

The width of the conductor for the dipol used for wideband transmission is 30µm. The meandered dipole is placed inside the loop antenna, with the rest of the die filled with metal patches, according to the metal density rule. For the dipole no trenches are used, because bandwidth is inversely proportional to the Q-factor. A combination of two antennas and one temperature

sensor is placed onto the third region. Instead of the original meandered dipole, a fractal shaped dipole is layouted to decrease the necessary area. The passive MEMS structures were connected to the CMOS devices, and are by now available at the institute. Their functionality has been demonstrated, with the details of the performance being still under investigation. The power transfer between a commercially available 866MHz RFID reader could be increased with the MEMS loop as compared to the CMOS loops. This improvement yields a significantly increased reading range.

References

 Zheng, L.-R., Nejad, M. B., Zou, Z., Mendoza, D. S., Zhang,
 Z. and Tenhunen, H.: "Future RFID and Wireless Sensors for Ubiquitous Intelligence" in NORCHIP 2008, (pp. 142-149), 2008.
 Gentner, P. K., Amreich, P., Reinisch, H., and Hofer,
 G.: "A Passive Ultra Wideband Tag for Radio Frequency Identification or Wireless Sensor Networks" in International Conference on Ultra-Wideband 2012, (pp. 2-5), 2012.
 Steiner, H., Keplinger, F., Hortschitz, W. and Stifter, M.: "The Non-linear Thermal Behavior of SU–8" in 35th Int. Spring Seminar on Electronics Technology, 2012.

Acknowledgements


This project was supported by the Austrian research promotion agency (Contactless (RFID) Sensing Project, Project Nr. 830604).

Why Europractice?

The MEMS technology provided by Europractice is a highly appreciated design platform, because it gives insight into state of the art in MEMS design. It lets us significantly improve antennas, which up to now have been produced monolithically in CMOS. The gain in performance has been verified by careful laboratory evaluation.

Thermal actuator for temperature sensing Institute for Sensor and Actuator Systems (ISAS), Vienna University of Technology

Contact: DI Harald Steiner E-mail: harald.steiner@tuwien.ac.at Technology: MetalMUMPS Die size: 10x10mm²



Introduction

Thermal actuators are broadly used, e.g. as microgrippers. Many of them rely on resistive heating elements and are locally heated up to several hundred degrees Celsius^[1], with power requirements in the range of mW.

A completely passive thermal actuator was designed, to reduce this energy consumption. Only the temperature of the surrounding environment is used to deflect the tip of the actuator. State-of-the-art actuators show sensitivities in the range of 0.01μ m/°C up to 0.17μ m/°C^{[1]-[3]}. Our goal was to increase these sensitivities, and get reasonable deflections already in the temperature range of several ten degrees, in order to enable its use as a temperature indicator. Common polymers used in the MEMS fabrication (such as SU-8) exhibit large thermal

expansion coefficients but also show instabilities in the needed temperature range of the sensor^[4]. Therefore, Ni was chosen as base material for the actuator.

Description

The actuator consists of two symmetrical bent beam stacks. Each stack consists of 6 beams in parallel. The stacks are coupled facing each other and only slightly shifted along the mirror axis. Both stacks are connected to a lever beam. Due to the thermal expansion of the material, the tip of the lever moves up- and downwards perpendicular to the mirror axis. The device is built up of galvanic deposited Nickel with a height of 20µm. To avoid the so called stiction phenomenon, the silicon substrate beneath the movable parts of the structure is etched away with in a KOH-solution, generating 25µm





Fig.2: Topographic measurements with and without supporting bridge. The supporting bridge levers the structure in-plane.

depth cavities. Due to stress gradients within the height of the material, the freestanding structure bends towards the substrate^[5]. Therefore, supporting bridges were designed to lever the structure and to keep it in-plane. It has been shown that the structure can slide easily on these bridges, and they do not disturb the functionality of the device. A basic functionality check was implemented in form of a simple latching mechanism.

Fig.3: SEM image and detail view of the supporting bridge and the rudimentary latch mechanism.



References

 Eniko T. Enikov, Shantanu S. Kedar, and Kalin V. Lazarov. Analytical Model for Analysis and Design of V-Shaped Thermal Microactuators. Journal of Microelectromechanical Systems, Vol. 14, No. 4, Aug. 2005

[2] Bruno Andò, Salvatore Baglio, Nicolò Savalli, and Carlo Trigona. Cascaded "Triple-Bent-Beam" MEMS Sensor for Contactless Temperature Measurements in Nonaccessible Environments. IEEE Transactions on Instrumentations and Measurement, Vol. 6o, No. 4 Apr. 2011

[3] Long Que, Jae-Sung Park, and Yogesh B. Gianchandani. Bent-Beam Electrothermal Actuators Part I: Single Beam and Cascaded Devices. Journal of Microelectromechanical Systems, Vol. 10, No. 2, Aug. 2001

[4] Siyuan Hea, John S. Changa, Lihua Li, Hsu Ho. Characterization of Young's modulus and residual stress gradient of Metal-MUMPs electroplated nickel film. Sensors and Actuators A, vol. 154, 2009

[5] Harald Steiner, Franz Keplinger, Wilfried Hortschitz, Michael Stifter. The Non-linear Thermal Behavior of SU–8. 35th Int. Spring Seminar on Electronics Technology. 2012

Acknowledgements


This project was supported by the Austrian research promotion agency (Contactless (RFID) Sensing Project, Project Nr. 830604).

Why Europractice?

For the temperature sensor a material with a high young's modulus and a high coefficient of thermal expansion was searched for. Compared to other mate-

> rials, Nickel has been proofed as excellent material of choice. Galvanic processes are tricky to handle and Europractice offers with the Metal-MUMPS process a cost efficient way to manufacture such Ni based MEMS devices.

TSMC



A Battery-Less Wireless Temperature Sensor and a 12bit SAR ADC with Data-Driven Noise-Reduction Eindhoven University of Technology, Centre for Wireless Technology Eindhoven, Mixed-signal Microelectronics Group, The Netherlands

Contact: Peter Baltus, Hao Gao, Pieter Harpe E-mail: p.g.m.baltus@tue.nl; h.gao@tue.nl; p.j.a.harpe@tue.nl Technology: TSMC 65nm LP MS/RF CMOS Die size: 1920 x 1920 um

A Battery-Less Wireless Temperature Sensor

It is expected that the number of wireless sensors in future buildings will increase from a few smoke detectors to hundreds of detectors for e.g. burglary, fire, smoke, gas, temperature, light and motion. The regular replacement of batteries becomes a serious problem for the maintenance and reliability of the building as well as the green environment.


Inspired by this problem, the Centre for Wireless Technology Eindhoven (CWTe) at the TU/e developed a research roadmap for the development of technologies for battery-less wireless sensors. Apart from previously mentioned advantages, this also enables extremely small-size and cheap solutions as all components can be integrated in silicon.

Within the STW project PREMISS,

supported by Philips and imec-NL, a battery-less wireless temperature sensor node was developed on a single piece of silicon. It receives energy wirelessly from a central access point using mm-wave frequencies. As the amount of energy that can be transferred and stored was limited to about 1nJ, the sensor and radio are strongly simplified to create an efficient low-power solution. The realized sensor has a volume of only 0.4mm³ and a weight of 1.6mg and can measure temperature wirelessly without any battery.

A SAR ADC with Data-Driven Noise-Reduction

In more advanced wireless sensor applications (for a.o. environmental and health monitoring), ADCs are required to digitize the sensor information. To maximize the life-time of these port-



able systems, extremely low power consumption is mandatory. Supported by the CATRENE project Pasteur, a SAR ADC was developed that contains a special Data-Driven Noise-Reduction algorithm. This algorithm can selectively enhance the performance of the comparator, the most power-critical block in the ADC. Only if needed, the performance is boosted while it is set to a very low-power mode in other situations. The 12bit ADC consumes only 97nW from a 0.6V supply when operating at 40kS/s. A world-record power-efficiency of 2.2fJ/conversionstep was achieved, and the chip was recently published at ISSCC 2013.

Why Europractice?

Europractice offers a wide range of design tools that are used throughout TU/e. The *mini@sic* program brings the possibility to implement small-scale designs in modern CMOS at an affordable price. The complete Europractice team is always extremely helpful and supportive. This is greatly appreciated, especially in the last days before tape-out.

Fully integrated and self-powered interface electronic circuit for vibration based electromagnetic energy harvester

METU-MEMS Center and REDAR Group, Middle East Technical University, Turkey


Contact: Hasan Ulusan, Kaveh Gharehbaghi, Ozge Zorlu, Haluk Kulah, Ali Muhtaroglu E-mail: hulusan@metu.edu.tr Technology: TSMC 90nm CMOS technology Die size: 1960x1960 µm²

Description

As technology evolves, demand on wireless and portable systems is increasing. For many years power requirement of these systems are supplied with batteries, however batteries are temporary storage devices with a limited lifetime. Therefore, researches on small sized and continuously charging energy supply elements which are named as energy harvesters have become popular recently. These harvesters use several ambient energy sources such as light, heat, and vibration for generating electrical power. Vibration is especially attractive among these sources due to its abundance in daily life. The power generated by the vibration based energy harvesters is highly dependent on vibration acceleration and frequency. Unfortunately, daily life vibrations are usually at low levels, limiting the generated voltage and power values. Therefore, a highly efficient interface electronic circuit must be designed for such systems to convert the generated power into a usable form.

The fully integrated and self-powered interface electronic circuit is designed for vibration based electromagnetic energy harvester systems. The first block of the circuit is an AC/DC converter, rectifying the generated AC harvester output. Since the generated AC voltage is at low levels, the voltage drop at the AC to DC converter stage is significant. Thus a high-efficiency active rectifier block with considerably low drop-out voltage is used and this block is supplied by another passive rectifier. The second block of the circuit is a DC to DC converter, which steps-up the rectified voltage to a desired value. The DC to DC converter block uses a charge pump and an oscillator circuit. Finally, a regulator circuit block, sensing the output voltage and giving feedback to the DC to DC converter, is utilized.

The proposed system is specifically designed for conditioning low voltage and low power signals in energy harvesting applications, and the first tests of the fabricated chip gives promising results.



Why Europractice?

The frequent CMOS *mini@sic* fabrication runs that are organized by Europractice are advantageous for academic members of Europractice. Since Middle East Technical University is one of these members, accessing required design kit tools is very comfortable. Furthermore, the technical support given by the Europractice is considerably helpful for researchers in such institutions.

Acknowledgment

This work is in part supported by Intel under Middle East Energy Efficiency Research Program (MER), to conduct and promote research in the Middle East. This work is in part supported by TUBITAK, Turkey under project number 109E220.

ASIC solution for piece-wise-affine forms

Microelectronics Institute of Seville (IMSE-CNM, CSIC), University of Seville

Contact: Dr. Piedad Brox, J. Castro, M. C. Martínez-Rodríguez, E. Tena, C. J. Jiménez, I. Baturone, A. J. Acosta **E-mail:** brox@imse-cnm.csic.es

Technology: TSMC Nine-Layer Metal 90 nm CMOS Low Power **Die size:** 1860mm x 1860mm

Description-Results

Piece-Wise Affine (PWA) functions are universal approximating functions that can be used to represent control laws and/or estimation laws, such as those used in "virtual sensors" to replace expensive physical sensors with estimates measurements inferred from other related measurements. Canonical forms describe multi-variate PWA functions with the minimum possible parameters. The choice of a specific canonical form is of immediate concern in applications where functions are defined on a multiple dimension input domain, or with many partitioned domains.

This research team developed a VLSI solution to generate PWA functions using the Generic PWA canonical form in^[1]. This new circuit implements the Simplicial Piece-Wise Affine (PWAS)^[2], the hyper-rectangular Piece-Wise Affine (PWAR)^[3], and the Lattice Piece-Wise Affine (PWAL) canonical forms^[4]. The implemented architecture provides the three canonical forms, sharing the blocks that have similar functionalities in the three forms, reaching a high level of reusability and optimizing hardware resources. In this way, the architecture disables those blocks that are not used when a specific PWA form has been selected, saving power consumption. The architecture allows configurability and programmability in the operation for the three PWA forms. The ASIC works with a maximum number of dimensions equal to four, being also able to implement PWA functions with one, two and three input dimensions. The possibility of selecting one or two outputs is also covered.


The implemented architecture is composed of four functional blocks:

- PARAMETER MEMORY stores the parameters needed to compute the output of the PWA function. This memory is an IP block provided via Europractice.
- ARITHUNIT, this block provides the output of the PWA function.
- ADDRESS GENERATOR BLOCK generates the address of the Parameter Memory. This block contains three

different modules that tackle the address generation of each canonical form. One of these modules is a memory that corresponds to an IP block provided via Europractice.


 GLOBAL CONTROL, a finite state machine that configures the Address Generator Block, the Parameter Memory and the ArithUnit.

Layout and structure of the prototyped chip are shown here:



The ASIC can implement any PWA function with a maximum number of inputs equal to four and one or two outputs. This list enumerates the main specifications fixed for the VLSI circuit:

- Canonical form to be implemented: PWAL, PWAR, PWAS.
- Number of inputs: configurable from 1 to 4.
- Number of outputs: configurable from 1 to 2.
- Input resolution: 12 bits.
- Output resolution: 26 bits.
- Parameters resolution: 12 bits.



Chips have been packaged and a corresponding test board has been designed to be used as interface with the instrumentation equipment and to include the resources needed for characterization measurements (see Fig. 2). The samples have been tested for different PWA forms, and considering different operation conditions. The correct op-

PCB with the packaged ASIC

eration for several case studies has been confirmed.

Why Europractice?

Europractice's *mini@sic* program allows academic institutions to do affordable prototyping in state-of-the-art nanoscale CMOS technologies. The straightforward access to design tools, IP modules, support team and frequent MPW runs makes Europractice program very attractive.

Acknowledgements

This work was partially supported by MOBY-DIC project FP7-INFSO-ICT-248858 (www.mobydic-project.eu) from European Community, TEC2011-24319 project from the Spanish Government, and Po8-TIC-03674 project from the Andalusian Regional Government (with support from the PO FEDER). P. Brox is supported under the post-doctoral program called `Juan de la Cierva' from the Spanish Ministry of Science and Innovation.

References

[1] P. Brox, J. Castro, M. C. Martínez-Rodríguez, E. Tena, C. J. Jiménez, I. Baturone, A. J. Acosta, "A programmable and configurable ASIC to generate piecewise-affine functions defined over general partitions", submitted to IEEE Transactions on Circuits and Systems I.

[2] T. Poggi, F. Comaschi, M. Storace, "Digital circuit realization of piecewise-affine functions with nonuniform resolution: theory and FPGA implementation", IEEE Trans. on Circuits and Systems-II: Express Briefs, vol. 57, no. 2, pp.131-135, 2010.

[3] F. Comaschi, B.A.G. Genuit, A. Oliveri, W.P.M.H. Heemels, M. Storace, "FPGA implementations of piecewise affine functions based on multi-resolution hyperrectangular partitions", IEEE Transactions on Circuits and Systems I, 2012, doi: 10.1109/TCSI.2012.2206490, accepted.

[4] M. C. Martinez-Rodriguez, I. Baturone, P. Brox, "Circuit implementation of piecewise-affine functions based on lattice representation", in Proceedings of the 2011 European Conference on Circuit Theory and Design (ECCTD'2011), Linköping, Sweden, August 29-31, 2011, pp. 644-647. An Inverter-based readout system for implantable continuous glucose sensor and An Inductorless 3-5 GHz Band-Pass Filter with Tunable Center Frequency for IR-UWB Applications University of Oslo, Departement of

Informatics, Nanoelectronics

Contact: Nguyen Thanh Trung, Vu Tuan Anh, Philipp Hafliger and Tor Sverre Lande **E-mail:** nttrung@ifi.uio.no and anhtv@ifi.uio.no **Technology:** TSMC 90nm CMOS Low Power MS/RF **Die size:** 1920µm x 1920 µm

The chip consists of two projects, first:

A complete transponder IC for continuous monitoring glucose sensor has been implemented in 90nm TSMCrf technology.

The power and data link is transferred wirelessly through a couple of inductor coils with a 13.56MHz RF signal. The on-chip power management part will rectify a RF input signal and generate a clean and stable supply voltage for the circuitry inside the chip. This IC features a novel inverter based readout circuitry which both amplifies the small input voltage signal from the sensor and converts it into a digital output code. The power consumption of the transponder has been reduced by using a single sensor branch which interchanges the polarities of the supply voltage for the sensor. In this way, the net input voltage swing is equal to that in the differential sensor topology. In addition, a sub-threshold inverter has been utilized for both low power and high gain. The digital output code is sent out wirelessly by load modulation scheme (LSK).

Results

The inverter-based readout circuit achieves 8.7 ENOB. The power-on time for the system is 100µs with an average power of 80µW. The energy consumption is 7.7 nJ per sample including data transmission circuitry and input clock buffer. Assuming a single sample every 5 minutes and a complete cut off of the power in between, the system will actually run on 25 pW.


The second project on the chip:

An Inductorless 3–5 GHz Band-Pass Filter with Tunable Center Frequency for IR-UWB Applications

Typically, off-chip passive filters like surface acoustic wave (SAW) filters are used as preselect filters in receiver front-ends. However, the demand for fully integrated systems is favoring solutions with no external components. There are various filter types that are appropriate for the implementation of RF on-chip BPFs include bulk acoustic wave (BAW) filters, active-RC filters, LC filters, often with Q-enhancement techniques, gm-C filters and N-path filters. Each topology has distinct advantages and limitations. The N-path filter is chosen in this design since it can realize a band-pass filter whose center frequency can be tunable by a simple tuning scheme. In addition, it can be implemented in an inductorless configuration for saving chip area that is suitable for low-cost applications. An inductorless switchedcapacitor filter based on N-path periodically time-variant networks has been demonstrated in standard 90 nm CMOS technology. The filter basically transfers the low-pass characteristic of a network to a band-pass one by means of frequency mixer. As a part of the filter, a multiphase clock generator is proposed suitable for RF frequencies. The multi-phase clock generator is built with digital logic gates, thus, can be easily scaled to finer pitch technology. The filter is compact, suitable for standard digital technology, and can be fully integrated without any external clock reference. It is competitive to other stateof-the-art tunable band-pass filters, and could substitute passive SAW filters for broadband wireless radio-communication.

Results

The filter occupies a chip area of 0.004 mm^2 , and consumes a power of 1.1 mW from 1.2 V supply voltage. It achieves a -3 dB bandwidth of 2 GHz with center frequency tuning range between 4 GHz and 4.4 GHz. NF is approximately 14 dB over 3–5 GHz bandwidth with minimal dispersion.



Why Europractice?

The department of Informatics and the department of Physics at the University of Oslo has been members of EUROPRACTICE for a long time. Europractice gives our departments access to state of the art software and CMOS fabrication at affordable rates and excellent support for these tools and processes. Thanks to Europractice, the University of Oslo can provided tools and IC design facilities in modern CMOS technologies for students and researchers.

UMC

A Multiview Rendering Core in 65nm CMOS ETH Zurich, Integrated Systems Laboratory (IIS), Switzerland

Contact: Michael Schaffner, Pierre Greisen, Frank Gurkaynak, Simon Heinzle, Aljoscha Smolic

E-mail: schaffner@iis.ee.ethz.ch

Description

A drawback of current three dimensional video systems is that viewers must wear glasses in order to experience the depth effect. Cues, such as motion parallax that would provide an enhanced perception of the depth, cannot be provided using this technology either. Next generation 3D therefore relies on autostereoscopic displays, i.e. displays that provide stereoscopic 3D (S₃D) effects without cumbersome glasses or the like^[1]. Simple autostereoscopic displays force the user to a very specific position in front of the display. To overcome this problem of strong spatial confinement and to allow several persons to simultaneously use the same display, modern displays - so called multiview autostereoscopic displays (MADs) - use multiple views of the same scene. However, larger numbers of views (currently 8-9) render content creation an increasingly difficult process. Large camera rigs are required for direct capture of multiview video, and the transmission and storage requirements are multitudes of S3D content with its two views. Moreover, the number of views and the post processing for MADs are highly display-type dependent. Therefore, so called Multiview Synthesis techniques have gained increased interest over the last years.

The idea is to generate the large

number of views from a small subset, e.g. from ordinary S3D footage.

The main multiview synthesis technology today is Depth Image Based Rendering (DIBR) which uses a dense depth estimation of the footage in order to reproject it to the new views. Despite the physical correctness of this approach, an accurate depth estimation and a subsequent hole filling mechanism are required. The approach we considered in this project follows a diverse concept based on Image Domain Warping (IDW).

Sparse image features and saliency information are extracted in order to calculate nonlinear, two-dimensional image transformations for the generation of the multiple views [2]. Although this is not physically correct it leads to visually pleasing results and circumvents the need for accurate depth maps and in-painting.

The ASIC shown in Fig. 1 was developed during a Masters thesis in collaboration with Disney Research Zurich. It implements an IDW rendering stage compliant with the framework proposed in^[2]. The chip receives two 1080p images plus warp information, generates the required views and interleaves them appropriately into one 1080p output image which can directly be displayed on a MAD (Fig. 2 shows such an interleaved im-




Fig.1. Photo of the fabricated chip. The top metal layer (ME8) was devoted to the power distribution grid (i.e. no signals where routed on this layer). After the chip was finished, the empty space between the power grid stripes was utilized to interleave a large logo. The chip shares its name with the movie Mad Max by George Miller from 1979. The artwork is the Interceptor used in the movie and was drawn by Dan Poll (used with his permission).




Fig.2. Example of rendered image with 8 interleaved views (test image from ^[3]).

age). It supports a maximum number of 9 views and has a throughput of 44.2 interleaved frames per second with 8 enabled views. The design has two different clock domains: the rendering core operates with a 400 MHz clock. The in- and outputs run at 100 MHz, which allows for relaxed timing constraints at the interfaces. Parameters, such as the view positions, the display interleaving pattern and the view-to- display-subpixel allocation, are fully programmable. Realistic assumptions on the vertical displacement of image pixels allowed to design a hardware architecture that does not require an off- chip memory. Our design exhibits 5.046 MBit on-chip SRAM and supports a maximum vertical displacement of 11 pixels. The gate count of the chip is 2289.15 kGE (excluding memory) and its simulated power consumption is around 1.5 W. Fig. 3 shows the FPGA board developed in order to functionally verify the ASIC and to embed it into the whole multiview synthesis system.

Why Europractice?

From our experience, we at ETH Zurich firmly believe that completing a full design and test cycle is the best, if not the only, way to prepare for an engineering career in the electronics and microelectronics industry. Education and research confounded and across all ETH labs and semiconductor technologies, more than 600 persons have actively participated in VLSI design projects and more than 375 chips have been fabricated since 1986. Roughly half of these circuits have been manufactured via various MPW services made available by Europractice IC Manufacturing Services over the years. What's more, the vast majority of circuits have been synthesized, simulated, placed, routed and verified using EDA tools licensed to ETH through Europractice Software Services.

References

[1] J. Konrad and M. Halle, "3-D displays and signal processing,"Signal Processing Magazine, IEEE,

vol. 24, no. 6, pp. 97 –111, 2007.

[2] M. Farre, O. Wang, M. Lang, N. Stefanoski, A. Hornung, and A.Smolic, "Automatic content creation for multiview autostereoscopic displays using image domain warping," in 2nd IEEE International Workshop on Hot Topics in 3D (Hot3D 2011). IEEE.

[3] "Call for proposals on 3rd video coding technology," ISO/IEC JTC1/SC29/WG11, Geneva, Switzerland, Tech. Rep. N12036, March 2011, approved

> Fig.3. Test environment with MadMax, an Altera Cyclone IV FPGA and two HDMI video links.

List of Customers per country and number of designs they have sent in for MPW fabrication

CUSTOMER	TOWN N	lumber	CUSTOMER
	c	f ASICs	
Australia		-	University of An
Edith Cowan University	Joondalup	п	Vrije Universitei
La Trobe University	Bundoora, Victor	ria ı	Xenics
Monash University	Clayton	3	
Motorola Australian Ressearch Centre	Botany	I	Brazil
Royal Melbourne Inst. of Technology (RMIT)	•	ı	State University
University of South Wales	Sydney	7	CPqD - Telebras
University of Western Australia	Crawley		Genius Instituto
			Centro de Tecno
Austria			Renato Arcl
A3Pics	Vienna		Federal Universi
•	Vienna		University Feder
ARC Seibersdorf Research		5	UNESP/FE-G
austriamicrosystems	Unterpremstaette		
Austrian Academy of Sciences	Wiener Neustadt	I	UNICAMP- Unive
Austrian Aerospace	Vienna	2	Universidade de
Austrian Institute of Technology - AIT	Vienna		
Carinthia Tech Institute	Villach-St.Magda		Bulgaria
Fachhochschule Technokum Kaernten	Villach-St.Magda	alen 3	Technical Unive
FH Joanneum Graz	Graz	I	
IEG	Stockerau	I	Canada
Johannes Keppler University	Linz	3	Canadian Micro
MED-el	Insbruck	2	Epic Biosonics
Riegl Laser Measurement System	Horn	3	NanoWattICs
Securiton	Wien	I.	Queens Universi
TU Graz	Graz	4	Scanimetrix
TU Wien	Vienna	19	TBI Technologies
Univ. of Applied Sciences Technikum Wien	Vienna	-	University of All
			University of Tor
Belarus			University of Wa
NTLab	Minsk	6	•, •,
N1Lab	MILISK	Ũ	China
Belgium			Beelab Semicon
Alcatel Space	Hoboken		
-		4	Dept.Computer
Audax Technologies	Leuven Heverlee	1	Fudan Universit Hirain
AnSem		3	
Browning International SA	Herstal	I	Microelectronics
Cochlear Technology Centre Europe	Mechelen	9	The Chinese Univ
ED&A	Kapellen	3	University of Ma
EqcoLogic	Brussels	52	The Chinese Univ
Universit de Mons, Faculte Polytechnique	Mons	9	Hong Kong Univ
FillFactory	Mechelen	2	Zhejiang Univer
ICI - Security Systems	Everberg	6	
ICSense	Leuven	I	Costa Rica
IMEC	Leuven	209	Instituto Tecnolo
K.U. Leuven	Heverlee	145	
Katholieke Hogeschool Brugge-Oostende	Oostende	23	Croatia
KHLim	Diepenbeek	9	University of Za
кнк	Geel	13	
КІНА	Hoboken	2	Cyprus
Macg Electronique	Brussel	I	University of Cy
Neurotech	Louvain-la-Neuv	e 2	
Q-Star Test nv	Brugge	2	Czech Republ
SDT International	Bruxelles	-	ASICentrum s.r.o
SEBA Service N.V.	Grimbergen		Brno University
SIEMENS ATEA	Herentals	2	Czech Technical
SIPEX	Zaventem	4	Institute of Phys
Societe de Microelectronique	Charleroi	4	manute of Filys
-	Louvain-la-Neuv		
Universite catholique de Louvain Universiteit Gent			
Universiteit Dent	Gent	87	

CUSTOMER	TOWN N	umber
	0	f ASICs
University of Antwerp	Wilrijk	, 3
Vrije Universiteit Brussel	Brussels	88
Xenics	Leuven	I.
Brazil		
State University of Campinas - CenPRA	Campinas	29
CPqD - Telebras	Campinas	7
Genius Instituto de Tecnologia	Manaus - Amazor	nas 3
Centro de Tecnologica da Informacao		
Renato Archer Brasil	Sao Paulo	2
Federal University of Minas Gerais (UFMG)	Belo Horizonte	I.
University Federal Pernambuco	Recife	6
UNESP/FE-G	Guaratingueta - S	5P 3
UNICAMP- University of Campinas	Campinas, SP	30
Universidade de Sao Paulo	Sao Paulo-SP	31
		-
Bulgaria		
Technical University of Sofia	Sofia	4
Canada		
Canadian Microelectronics Corporation	Kingston, Ontario) I7
Epic Biosonics	Victoria	4
NanoWattICs	Quebec	1
Queens University	Kingston, Ontario) I
Scanimetrix	Edmonton	12
TBI Technologies	Waterloo	I.
University of Alberta	Edmonton	1
University of Toronto	Toronto	I.
University of Waterloo	Waterloo	6
China	llene Kene	
Beelab Semiconductor	Hong Kong	1
Dept.Computer Science and Technology	Beijing	1
Fudan University	Shanghai	2
Hirain	Beijing	I
Microelectronics Center	Harbin	1
The Chinese University of Hong Kong	Shatin-Hong Kon	-
University of Macau	Macau	8
The Chinese Univ. of Hong Kong - ASIC Lab	Hong Kong	17
Hong Kong Univ. of Science and Technology		25
Zhejiang University	Yuquan	I
Costa Rica		
Instituto Tecnologico de Costa Rica	Cartago	1
	j -	-
Croatia		
University of Zagreb	Zagreb	5
Cyprus		
University of Cyprus	Nicosia	2
Crech Depublic		
Czech Republic ASICentrum s.r.o.	Praha 4	6
Brno University of Technology	Brno	
		17
Czech Technical University-FEE	Prague	7
Institute of Physics ASCR	Prague	2

CUSTOMER	TOWN Num	ber	CUSTOMER	TOWN Nu	mber
	of A				ASICs
Denmark	•)		LEPSI	Strasbourg	15
Aalborg University	Aalborg	50	Ecole Polytechnique route de Saclay , LPP	Palaiseau	.,
Aalto University	Aalto	7	LETI-CEA	Grenoble	4
Algo Nordic A/S	Copenhagen	, 1	LIRMM	Montpellier	2
Bang & Olufsen	Struer	4	Midi Ingenierie	Labege	-
DELTA	Hoersholm	1	MXM Laboratories	Vallauris	3
GN-Danavox A/S	Taastrup	4	NeoVision France	Bagneux	3
Microtronic A/S	Roskilde	i	NXP Semiconductor	Caen	2
Oticon A/S	Hellerup	14	PMIPS - IEF	Orsay	2
PGS Electronic Systems	Frb.		SODERN	Limeil-Brevannes	2
Techtronic A/S	Roskilde	Т	ISAE	Toulouse Cedex	14
Technical University of Denmark	Lyngby	п	Supelec	Gif-sur-Yvette	3
Thrane&Thrane	Lyngby	Т	ттрсом	Sophia Antipolis	1
	1 5 1		Universite Joseph Fourier	Grenoble	ı
Egypt			Universite Pierre et Marie Curie	Paris	4
American university of Cairo	Cairo	Т	Vision Integree	Nogent sur Marne	3
Bahgat Group - IEP	Cairo	4	· · · · · · · · · · · · · · · · · · ·	.	-
j		-	Germany		
Estonia			AEG infrarot-module		ı
Tallinn Technical University	Tallinn	Т	Albert-Ludwig University - IMTEK	Freiburg	3
,		-	ALV-Laser Vertriebsgesellschaft mbH	Langen	1
Finland			austriamicrosystems	Dresden	2
Aalto University	Espro	Т	Balluff		-
Detection Technology Inc.	Li		Bergische Universitaet Wuppertal	Wuppertal	2
Fincitec Oy	Oulu	4	Biotronik GmbH & Co	Erlangen	- 9
Kovilta Oy	Salo	-	Bruker AXS	Karlsruhe	3
Helsinki University of Technology	Espoo	9	Bruker Biospin		6
Nokia Networks	Espoo	2	Cairos Technologies	Karlsbad	8
Tampere University of Technology	Tampere	8	Comtech GmbH	St. Georgen	3
University of Oulu	Oulu	19	Daimler-Benz AG	Ulm	3
University of Turku	Turku	3	Darmstadt University of Technology	Darmstadt	3
VTI Technologies	Vantaa	2	Dr. Johannes Haidenhain		1
VTT Electronics	Espoo	107	ESM Eberline	Erlangen	
	13000	,	ETA	Erlangen	
France			Fachhochschule Aalen	Aalen	3
Atmel	Nantes, Cedex 3	3	Fachhochschule Aschaffenburg	Aschaffenburg	2
C4i	Archamps	14	Fachhochschule Augsburg	Augsburg	-
CCESMAA -IXL	Talence	2	Fachhochschule Brandenburg	Brandenburg	12
CEA	Grenoble	39	Fachhochschule Bremen	Bremen	3
	Grenoble	59 7	Fachhochschule Darmstadt	Darmstadt	9
CNES	Toulouse Cedex or	4	Fachhochschule Dortmund	Dortmund	3
СРРМ	Marseille	4 2	Fachhochschule Esslingen	Goeppingen	2
Dibcom	Palaiseau	-	Fachhochschule Furtwangen	Furtwangen	6
Dolphin Integration	Meylan	4	Fachhochschule Giessen-Friedberg	Giessen	16
EADS Defense&security		-	Fachhochschule Koeln	Gummersbach	3
ELA Recherche	Meylan	4	Fachhochschule Mannheim	Mannheim	3
ENSEA	Cergy Pontoise	2	Fachhochschule Nuernberg	Nuernberg	נ ו
ENST Paris	Paris	2	Fachhochschule Offenburg	Offenburg	28
ESIEE	Noisy Le Grand	3	Fachhochschule Osnabrueck	Osnabrueck	4
IN2P3 - LPNHE - Universites 6 et 7	Paris Cedex 5	9	Fachhochschule Pforzheim	Pforzheim	4
Institut des Sciences Nucleaires	Grenoble	5	Fachhochschule Ulm	Ulm	18
Institut de Physique Nucleaire	Villeurbanne	> 7	Fachhochschule Wilhelmshaven	Wilhelmshaven	10
Institut Sup. d Electronique de Bretagne	Brest	2	Fachhochschule Wuerzburg	Wuerzburg	1
ISEN Recherche	Lille cedex	5	FAG-Kugelfischer	Schweinfurt	
LAAS/CNRS	Toulouse	5 9	FH Hannover	Hannover	3
LAAS/CINKS Labo PCC CNRS/IN2P3	Paris cedexos	2	FH Karlsruhe	Karlsruhe	5 I
Laboratoire de l Accelerateur Lineaire	Orsay	6	FH Niederrhein	Krefeld	
Laboratoire de Physique des Plasmas, LPP	Saint-Maur des Fosss		FH-Mnster	Steinfurt	5 I
LAPP	Annecy-le-Vieux	7	FORMIKROSYS	Erlangen	2
LAPP	Cesson Sevigne	7	Forschungszentrum Juelich GmbH	Juelich	2
	SESSON SEVIGILE		i oracinangazenti ann juenen Unibri	Juchell	2


CUSTOMER		Number of ASICs	CUSTOMER		Number of ASICs
Fraunhofer Heinrich – Hertz	Berlin	16	TU Dresden	Dresden	28
Fraunhofer IIS	Erlangen	238	TU Hamburg-Harburg	Hamburg	51
Fraunhofer institute silicontechnology	Itzehoe	18	Universitaet Dortmund	Dortmund	2
Fraunhofer IPMS	Dresden	6	Universitaet Hannover	Hannover	13
Fraunhofer ISC		I	Universitaet Kaiserslautern	Kaiserslautern	19
Friedrich-Schiller-University	Jena	3	Universitaet Paderborn	Paderborn	14
GEMAC	Chemnitz	7	Universit		
Gesellschaft fr Schwerionenforschung	Darmstadt	40	t Rostock	Rostock	8
Geyer	Nuernberg	6	University of Bonn	Bonn	п
GMD	St. Augustin	I	University of Bremen	Bremen	37
Hella	K	1	University of Erlangen-Nuernberg	Erlangen	32
Hyperstone AG	Konstanz Guasakakawadaw	۱ د .	University of Freiburg	Freiburg	11
iAd GmbH IHP	Grosshabersdor Frankfurt(Oder)	•	University of Hamburg, HAW - Applied Sciences University of Heidelberg	Hamburg Heidelberg	2 83
IIP-Technologies GmbH	Bonn	6	University of Kassel	Kassel	•3 5
IMKO Micromodultechnik GmbH	Ettlingen	3	University of Magdeburg	Magdeburg	3
IMMS	Ilmenau	2	University of Mannheim	Magueburg Mannheim	36
IMST GmbH	Kamp-Lintfort	4	University of Munich	Munich	, U
INOVA Semiconductor	Munich		University of Oldenburg	Oldenburg	1
Institut fuer Mikroelectronik Stuttgart	Stuttgart	2	University of Saarland	Saarbruecken	4
Institut fur Mobil- und Satellitenfunktechnik	•	9	University of Siegen	Siegen	17
Institute for Integrated Systemes	Aachen	I	University of Stuttgart	Stuttgart	I.
Institute of Microsystem Techology	Freiburg	2	University of Ulm	Ulm	27
Jakob Maul GmbH	Bad Koenig	I	Vishay semiconductor	Heilbronn	2
JohWolfgang-Goethe-Universitaet	Frankfurt	5	Wellhoeffer	Schwarzenbruck	× 2
Johannes Gutenberg-Universitaet	Mainz	9	Work Microwave GmbH	Holzkirchen	I.
Karlsruher Institut fuer Technologie (KIT)	Karlsruhe	I			
KVG Quatrz Crystal	Neckarbisch	I	Greece		
Lenze GmbH	Aerzen	2	ACE Power Electronics LTD	AG Dimitrios	I
LHR Comtech	St. Georgen	I	Aristotle Univ. of Thessaloniki	Thessaloniki	12
MAN	Nremberg	I 	Athena Semiconductors SA	Alimos - Athens	2
Marquardt GmbH	Rietheim-Weilhe		Crypto SA	Marousi	1
Max Planck Institute MAZ Brandenburg	Munchen	11 2	Datalabs Democritus University of Thrace	Athens Xanthi	-
MAZ Brandenburg Med-El GmbH	Brandenburg	2	Found. for Research and TechnHellas	Heraklion	5
MEQDAT	Ilmenau	2	InAccess	Athens	
Metzeler Automotive	mienau	3	HELIC SA	Athens	i
MPI-Halbleiterlabor	Munich	2	Hellenic Semiconductor Applications	Athens	2
NeuroConnex	Meckenheim	2	Intracom	Paiania	1
Optek Systems Innovations		I	National Tech. Univ. of Athens	Athens	16
OPTRONICS		I	NCSR	Athens	23
Phisikalisches Institut	Bonn	2	NTNU	n/a	2
Preh Werke	NA	2	RETECO LTD.	Athens	I
Rechner Industrieelektronik GmbH		I	Technical University of Crete	Crete	I.
Rohde & Schwarz	Mnchen	2	Technological Educational Institute of Chalki	s	Chalkis
Ruhr-University Bochum	Bochum	6	3		
RWTH Aachen	Aachen	48	Unibrain SA	Athens	I
Scanditronix Wellh fer	NA	3	University of IONNINA	Ioannina	2
Schleicher GmbH & Co Relais-Werke KG		1	University of Patras - VLSI Laboratory	Rio - Patras	24
Schleifring und Apparatebau GmbH	Calus Himan	3	Hungany		
Seuffer Sican Braunschweig GmbH	Calw-Hirsau Braunschweig	5	Hungary Hungarian Academy and Science	Budanast	
Siemens	Braunschweig	4	Peter Pazmany Catholic University	Budapest Budapest	2 5
Technical University Ilmenau	Ilmenau	4 75	Computer and Automation Inst.	Budapest	6
Technical University of Berlin	Berlin	/5 II	JATE University	Szeged	0 1
Technische Hochschule Mittelhessen	Friedberg		,		
TESAT-Spacecom	Backnang	3	India		
Trias	Krefeld	1	Bengal Engineering and Science University	Shibpur	1
Trinamic	Hamburg	I	CEERI	Pilani	7
TU Berlin	Berlin	13	College of Eng. Guindy Anna Univesity	Chennai	2
TU Braunschweig	Braunschweig	12	Concept2Silicon Systems	Bangalore	1
TU Chemnitz	Chemnitz	12	Electronics Corporation of India	Hyderabad	15
TU Darmstadt	Darmstadt	15	Indian Institute of Science	Bangalore	19

CUSTOMER	TOWN N	Number	CUSTOMER	TOWN	Number
COSTOMER		of ASICs	COSTOMER		of ASICs
		J ASICS			OJ ASICS
Indian Institute of Technology - Bombay	Mumbai	13	Politecnico di Bari	Bari	8
Indian Institute of Technology - New-Dehli	New Dehli	14	Politecnico di Milano	Milano	118
Indian Institute of Technology, Kanpur	Assam	2	Politecnico di Torino	Torino	7
Indian Institute of Technology, Kharagpur	Kharagpur	п	Scuola Superiore Sant'Anna	Pisa	4
Indian Institute of Technology - Madras	Chennai	39	Silis s.r.l	Parma	
Indian Institute of Science	New Dehli	6	Sincrotrone Trieste SCpA	Trieste	3
Integrated Microsystem	Gurgaon	1	SITE Technology s.r.l.	Oricola	1
National Institute of Technology, Karnataka	•		SYEL S.r.l.	Pontadera	I
National Institute of Technology Trichirappalli		I	Universita degli Studi Dell Aquila	L Aquila	3
SITAR	Bangalore	28	Universita di Torino	Torino	7
TIFR	Colaba	1	Universit degli Studi di Ancona	Ancona	. 4
VECC	Kolkata	6	Universita degli Studi di Firenze	Firenze	3
			Universita della Calabria	Arcavacata di I	
Ireland			Universita di Cagliari	Cagliari	17
ChipSensors Ltd	Limerick	3	Universita di Catania	Catania	38
Cork Institute of Technology	Cork	3	University of Bologna	Bologna	30
Duolog LtD	Dublin	2	University of Brescia	Brescia	12
National University of Ireland	Kildare	3	University of Genova	Genova	15
Farran Technology	Ballincollig	3 	University of Milano-Bicocca	Milano	.,
Tyndall National Institute	Cork	20	University of Modena and Regio Emilia	Modena	5
Parthus Technologies (SSL)	Cork	7	University of Naples	Napoli	6
TELTEC	Cork	,	University of Padova	Padova	29
University College Cork	Cork	15	University of Parma	Parma	
University of Limerick	Limerick	כי 17	University of Pavia	Pavia	16
Waterford Institute of Technology	Waterford	8	University of Perugia	Perugia	
Israel	waterjoiu	0	University of Pisa	Pisa	7
	Petach Tikva	2	University of Rome La Sapienza	Roma	27
CoreQuest	Isfiya	2		Roma	
Check - Cap Ltd	Givat Shmuel		University of Rome Tor Vergata	Lecce	10
DSP Semiconductors		1	University of Salento	Siena	5
Technion - Israel Institute of Techn.	Haifa Tel Aviv	4	University of Siena XGLab	Milano	
Tel Aviv University		0	XGLab	Milano	7
Italy			Japan		
Alcatel Alenia	L'Aquila	I	MAPLUS	Kitsuki-City	I
Agemont	Amaro		Marubeni Solutions	Osaka	п
Alimare SRL	Favria Canavese	(Torino)	Hokkaido University	Sapporo	21
Aurelia Microelettronica S.p.A.	Navacchio PISA	18	Kobe University	Kobe	9
BIOTRONIC SRL	San Benedetto	1	Rigaku Corporation	Tokyo	6
Cesvit Microelettronica s.r.l.	Prato	2	Tokyo Institute of Technology	Tokyo	-
DEEL - University of Trieste	Trieste	2	Yamatake	Kanagawa	
Fondazione Bruno Kessler	Trento	53		gu	•
INFN	Bari	,,	Korea		
INFN	Bologna		3SoC Inc.	Seoul	1
INFN	Cagliari		JOSUYA TECHNOLOGY	Taejon	
INFN	Catania	15	KAIST	Daejeon	
INFN	Ferrara	ני ו		•	3
INFN	Genova	2	Korean Elektrotechnology Research Institute Macam Co., Ltd	Seoul	
	Milano				2
INFN INFN	Padova	10	M.I.tech Corp.	Gyeonggi-do Seoul	1
		4	Nurobiosys Radtek		10
INFN	Roma 6 Diana a Cuada (5		Yusung-Ku, Da	•
INFN	S.Piero a Grado		Samsung Advanced Institute of Technology	• •	•••
INFN	Torino	8	Samsung Electro-Mechanics	Suwon	1
INFN Isositute di Comite	Trieste	10	Seoul National University	Seoul	7
Instituto di Sanita	Roma	4	Seloco	Seoul Guardani da	40
IIT - Instituto Italiano di Tecnologia	Torino	1	SoC86II	Gyeonggi-do	3
	Vecchiano	I	SML	Seoul	7
Italian Institute of Technology	Genova	10	Laborate		
LABEN S.p.A.	Vimodrone (MI)	3	Lebanon		
Microgate S.r.L	Bolzano	5	American university of Beirut	Beirut	I
Microtest	Altopascio	I			
Neuricam	Trento	3			
Optoelettronica Italia	Terlago				

CUSTOMER	TOWN	Number	CUSTOMER	TOWN	Number
		of ASICs			of ASICs
Malaysia			Warsaw University of Technology	Warsaw	19
MIMOS	Kuala Lumpur	I	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
SunSem Sdn. Bhd.	Kuala Lumpur	I	Portugal		
University of Technology	Skudai	I	Acacia Semiconductor	Lisboa	6
			Chipidea	Oeiras	22
Malta			INESC	Lisboa	37
University Of Malta	Msida	15	INETI	Lisboa	I
		-	Instituto de Telecomunicacoes	Lisboa	33
Mexico			Instituto Superior Tecnico	Lisboa	6
INAOE	Puebla	31	Universidade de Aveiro	Aveiro	19
		-	University of Minho	Guimaraes	7
Netherlands			University of Porto	Porto	13
Aemics	Hengolo	8	ISEL-IPL	Lisboa	-
ASTRON	Dwingeloo	1	University of Tras-os-Montes e Alto	Vila Real	3
Catena Microelectronics BV	Delft		Universidade Nova de Lisboa - Uninova	Caparica	10
Cavendish Kinetics	's Hertogenbos	ch ı		·	
Delft University of Technology	Delft	178	Puerto Rico		
ESA - ESTEC	, AG Noordwijk Z	-	University of Puerto Rico	Mayaguez	I
GreenPeak Technology	Utrecht	12			
Hogeschool Heerlen	Heerlen	I	Romania		
IMEC-NL	Eindhoven	46	National Inst. for Physics and Nuclear Engineering	Bucharest	I
Intrinsic-ID	Eindhoven		Polytechnic inst. Bucharest	Bucharest	I
Lucent Technologies Nederland BV	Huizen	I			
Mesa Research Institute	Twente	4	Russia		
NFRA	Dwingeloo		IPMCE	Moscow	3
Nikhef	Amsterdam	5	"JSC ""NTLAB"""	Moscow	2
Smart Telecom Solutions		-	Moscow Institute of Electronic Technology	Moscow	5
Sonion	Amsterdam	3	Moscow Institute of Physics and Technology	Moscow	3
SRON	Utrecht	13	Moscow Engineering Physics Institute	Moscow	14
Technische Universiteit Eindhoven	Eindhoven	47	N.I. Lobachevsky State Univ	Nizhni Novgoro	d 7
TNO - FEL	The Hague	18	SRIET-SMS CJSC	Voronezh	5
TNO Industrie	Eindhoven	I	University St Petersburg	St Petersburg	3
University of Amsterdam	Amsterdam	I	Vladimir State university	Vladimir	I
University of Twente	Enschede	5			
Xensor Integration	Delfgauw	3	Saudi Arabia		
-			King Abdullah Univ. of Science and Technology	Thuwal	4
New Zealand			King Saud University	Riyadh	I
Industrial Research Ltd	Lower Hutt	4			
Massey University	Albany	I	Serbia and Montenegro		
			University of Nis	Nis	2
Norway					
AME As	Horten	1	Singapore		
IDE AS	Oslo	2	Agilent	Singapore	2
Interon	Asker	19	DSO National Laboratories	Singapore	6
Nordic VLSI	Trondheim	38	Nanyang Technology University	Singapore	3
Norwegian Institute of Technology	Trondheim	21			
Novelda	Oslo	I	Slovakia		
Nygon	Asker	I	Inst. of Computer Systems	Bratislava	I
SINTEF	Trondheim	19	Slovak University of Technology	Bratislava	5
University of Bergen	Bergen	6			
University of Oslo	Oslo	84	Slovenia		
Vestfold University College	Tonsberg	2	Iskraemeco d.d.	Kranj	19
			NOVOPAS	Maribor	I
Poland			University of Ljubljana	Ljubljana	8
AGH University of Science and Technology	Krakow	75	University of Maribor	Maribor	I
Institute of Electron Technology	Warsaw	46			
Military University of Technology	Warsaw	2	South Africa		
Technical University of Gdansk	Gdansk	9	Solid State Technology	Pretoria	8
Technical University of Lodz	Lodz	10	University of Pretoria	Pretoria	31
University of Mining and Metallurgy	Krakow	24			
University of Technology & Agriculture	Bydgoszcz	I	South America		
University of Technology - Poznan	Poznan	2	CNM/Iberchip		74

CUSTOMER		umber f ASICs	CUSTOMER		mber ASICs
	U.	10100		J	
Spain			Ecole d'ingenieurs de Geneve	Geneve	I
Acorde S.A.	Santander	29	Ecole d'ingenieurs et d'Archtectes	Fribourg	6
Anafocus	Sevilla	2	EPFL IMT ESPLAB	Neuchatel	13
CNM	Bellaterra	87	EPFL Lausanne	Lausanne	280
Design of Systems on Silicon	Paterna	7	ETH Zurich	Zurich	155
EUSS	Barcelona	I	HMT Microelectronics Ltd	Biel/Bienne	3
Facultad de Informatica UPV/EHU	San Sebastian	2	Hochschule Rapperswill	Rapperswill	I
Oncovision	Valencia	2	HTA Luzern	Horw	2
Technical University of Madrid	Madrid	3	HTL Brugg-Windisch	Windisch	2
Univ. Las Palmas Gran Canaria	Las Palmas de Gran C	anaria 17	id Quantique	Carouge	19
Universidad Autonoma de Barcelona	Barcelona	15	Innovative Silicon S.A.	Lausanne	I
Universidad Carlos III Madrid	Madrid	I.	Institut MNT	Yverdon-les-Bains	; I
Universidad de Cantabria	Santander	32	Institute of Microelectronics,		
Universidad de Extremadura	Badajoz	27	Uni. of Applied Sciences Northwest	Windisch	2
Universidad de Navarra	San Sebastian	36	University of Applied Sciences HES-SO	Valais	2
Universidad de Santiago de Compostela	Santiago de Comp	ostela 2	Landis + Gyr AG		I
Universidad del Pais Vasco	Bilbao	3	Leica Geosystems	Heerbrugg	I
Universidad Politecnica de Cartagena	Cartagena	4	LEM	Plan-les-Ouates	3
Universidad Politecnica de Madrid	Madrid	I.	MEAD Microelectronics S.A.	St-Sulpice	2
Universidad Publica de Navarra	Pamplona	16	MICROSWISS	Rapperswil	2
Universitat de Barcelona	Barcelona	46	Paul-Scherrer-Institute	Villigen	17
Universitat Illes Balears	Palma Mallorca	3	Photonfocus	Lachen	3
Universitat Politecnica de Catalunya	Barcelona	44	Senis	Zurich	-
Universitat Rovira i Virgili	Tarragona	2	Sensima technologies	Nyon	5
University of Malaga	Malaga	3	Sensirion	Staefa	2
University of Seville	Sevilla	82	Sentron AG	Lausanne	7
University of Valencia	Valencia		siemens	Zug	2
University of Valladolid	Valladolid	i	Smart Silicon Systems SA	Lausanne	2
University of Vigo	Vigo	3	Suter IC-Design AG	Waldenburg	-
University of Zaragoza	Zaragoza	31	University of Neuchatel	Neuchatel	4 22
oniversity of Zaragoza	Zalagoza		University of Zurich	Zurich	60
Sweden			Uster Technolgies	Uster	1
		2	Xemics SA - CSEM	Neuchatel	
Bofors Defence AB Chalmers University	Goteborg	6	Actinics SA - CSEM	Neuchater	33
•	•	66	Taiwan		
Chalmers University of Technology	Gothenburg Linksminn			Talahuma	
Defence Researh Establishment	Linkoping Molndal	5	Feng Chia University	Taichung	1
Ericsson		2	National Cheng Kung University	the transferra	I
Ericsson Microelectronics	Kista	2	National Tsing Hua University	Hsinchu	4
Halmstad University	Halmstad	2	Thailand		
Institutet for Rymdfysik	Kiruna	I	Microelectronic Technologies	Bangkok	2
Imego AB	Goteborg	I	NECTEC	Bangkok	34
Lulea University of Technology	Lulea	10			
Lund University	Lund	178	Turkey		
Malardalens University	Vasteras	2	ASELSAN	Ankara	I
Mid Sweden University	Sundsvall	12	Bahcesehir Universitesi	Istanbul	I
Royal Institute of Technology	Kista	34	Bilkent University	Ankara	6
RUAG Aerospace Sweden	Goteborg	2	Bogazici University	Istanbul	15
SiCon AB	Linkoping	4	Istanbul Technical University	Istanbul	25
Svenska Grindmatriser AB	Linkoping	3	Kardiosis	Ankara	I
University of Trollhattan	Trollhattan	3	KOC University	Istanbul	I
University of Link ping	Link ping	157	Kocaeli University	Izmit	I
Uppsala University	Uppsala	п	Middle East Technical Univ.	Ankara	9
			Sabanci University	Istanbul	20
Switzerland			Tubitak Bilten	Ankara	4
Agilent Technologies	Plan-les-Ouates	2	Yeditepe University	Istanbul	5
Asulab SA	Marin	22			
austriamicrosystems		2	United Kingdom		
Bernafon	Bern	ı.	Aberdeen University	Aberdeen	ı
Biel School of Engineering	Biel	9	Barnard Microsystems Limited	London	2
CERN	Geneva	24	Bournemouth University	Poole	3
CSEM	Zurich	57	Bradford University	Bradford	7
			,		

CUSTOMER		mber ASICs	CUSTOMER		nber SICs
Cadence Design Systems Ltd	Bracknell	ı	University of York	Heslington	ı
Cambridge Consultants Ltd.	Cambridge	3	Walmsley (microelectronics) Ltd	Edinburgh	i
Cardiff University	Cardiff	5		-	-
CCLRC - RAL	Oxon	57	USA		
CML Microcircuits Ltd.	Maldon	19	Analog	Phoenix	ī
Control Technique	Newtown	4	Arizona State University	Tempe	17
Data Design & Developmentsq	Stone	i	austriamicrosystems USA		, i
Dukosi	Edinburgh	2	Boston university	Boston	
Edinburgh University	Edinburgh	66	Brookhaven National Laboratory	Upton, NY	
ELBIT Systems Ltd.	g	1	Carnegie Mellon University	Pittsburgh	i
Epson Cambridge research lab	Cambridge	2	Columbia University	Irvington, New York	
Heriot-Watt University	Edinburgh	2	Discera		
Imperial College	London	53	Duke Universtity	Durham	i
Jennic Ltd	Sheffield	ادر	Eutecus Inc	Berkeley	3
K.J. Analogue Consulting	Malmesbury		Exelys IIc	Los Angeles	2
King's College London	London		Flextronics	Sunnyvale	-
Lancaster University	Lancaster	7	Forza Silicon Corporation	Pasadena	
Leicester University	Leicester	1	Fox Electronics	Fort Myers	5
Middlesex University	London	6	Fox Electronics Future Devices	. Sit inyers	5
Napier University	Edinburgh	4	General Electric	Niskayuna	
National Physical Laboratory	Teddington	-	Glacier Microelectronics	•	3
Nokia Research Center	Cambridge	3	Goddard Space Flight Center, NASA	San Jose Greenbelt	1 1
Nortel	Harlow			Cross Plains	
Plextek Ltd	Essex	ו	Intellectual Property, LLC		1
		4	Intrinsix	Fairport	1
Positek Limited	Glos	1	lwatsu	Irving	4
Roke Manor Research Ltd.	Southampton		Kaiam Corporation	Newark	1
Saul Research	Towcester	22	Lawrence Berkeley National Laboratory	Berkeley	5
Sheffield Hallam University	Sheffield	1	Linear Dimensions, Inc.	Chicago	1
Sofant Technologies	Edinburgh	1	Micrel Semiconductor	San Jose	
Swansea University	Swansea	1	Microchip Technology	•	1
Swindon Silicon Systems Ltd	Swindon	3	MIT - Lincoln Lab	Cambridge	25
Tality	Livingston	I	MOSIS	Marina del Rey, CA	54
The Queens University of Belfast	Belfast	5	Neofocal Systems	Portland	8
The University of Hull	Hull	I	Nova R&D	Riverside	3
The University of Liverpool	Liverpool	14	Parallax Inc.	Rocklin	2
UMIST	Manchester	57	Philips Medical Systems	Andover	I
University College London-UCL	London	2	Princeton University	Princeton, NJ	4
University of Bath	Bath	24	Rockwell Scientific	Thousand Oaks, CA	13
University of Birmingham	Birmingham	6	Signal Processing Group	Chandler	I
University of Brighton	Brighton	I	Stanford Linear Accelerator	Meno Park	п
University of Bristol	Bristol	3	Symphonix	San Jose	5
University of Cambridge	Cambridge	30	Tachyon Semiconductor	Naperville, IL	2
University of Dundee	Dundee	I	Tekwiss USA, Inc	Costa Mesa	2
University of East London	London	I	Telemetric Medical Applications	Los Angeles	I
University of Glasgow	Glasgow	43	Triad Semiconductor		I.
University of Hertfordshire	Hatfield	I	TU Dallas	Richardson	I
University of Kent	Canterbury	13	University of California	Santa Cruz	I
University of London	London	38	University of Chicago	Illinois	3
University of Newcastle upon Tyne	Newcastle upon Ty	-	University of Colorado	Boulder	5
University of Nottingham	Nottingham	39	University of Delaware	Newark	3
University Of Oxford	Oxford	28	University of Florida	Gainesville	5
University of Plymouth	Plymouth	2	Univ. of Maryland - Joint Quantum Institute		2
University of Reading	Reading	I	University of Pennsylvania	Philadelphia, Pa.	2
University of Sheffield	Sheffield	7	University of Texas at Austin	Austin	27
University of Southampton	Southampton	33	University of Washington	Seattle	2
University of Stirling	Stirling	I	USRA	Washington	I
University of Surrey	Guildford	6	Vectron International Inc.	Hudson NH	5
University of the West of England	Bristol	2	Xerox	El Segundo	I.
	A harmonia and h	-	Vannatal	San Jose, CA	-
University of Wales, Aberystwyth University of Warwick	Aberystwyth Coventry	5	Yanntek	Jan Juse, CA	5





All information for MPW runs schedule, prices, etc. is available on-line on our WEB site www.europractice-ic.com



Limec





For more information, please contact one of the EUROPRACTICE service centers.

imec

General EUROPRACTICE IC office & IC Manufacturing Center C. Das Kapeldreef 75 B-3001 Leuven, Belgium Tel : + 32 16 281 248 Fax : + 32 16 281 584 mpc@imec.be http://www.europractice-ic.com/

Fraunhofer IIS

IC Manufacturing Center W. McKinley, J. Sauerer Am Wolfsmantel 33 D-91058 Erlangen, Germany Tel : + 49 9131 776 4413 Fax : + 49 9131 776 4499 europracæiis.fraunhofer.de http://www.iis.fraunhofer.de/asic/svasic