Activity Report 2013





EUROPRACTICE IC service The right cocktail of ASIC Services

EUROPRACTICE IC Service offers you a proven route to ASICs that features:

- Low-cost ASIC prototyping
- Flexible access to silicon capacity for small and medium volume production quantities
- Partnerships with leading world-class foundries, assembly and testhouses
- Wide choice of IC technologies
- Distribution and full support of high-quality cell libraries and design kits for the most popular CAD tools
- RTL-to-Layout service for deep-submicron technologies
- Front-end ASIC design through Alliance Partners

Industry is rapidly discovering the benefits of using the EUROPRACTICE IC service to help bring new product designs to market quickly and cost-effectively. The EUROPRACTICE ASIC route supports especially those companies who don't need always the full range of services or high production volumes. Those companies will gain from the flexible access to silicon prototype and production capacity at leading foundries, design services, high quality support and manufacturing expertise that includes IC manufacturing, packaging and test. This you can get all from EUROPRACTICE IC service, a service that is already established for 15 years in the market.


The EUROPRACTICE IC Services are offered by the following centers:

• imec, Leuven (Belgium)

cell source, 2013

281

• Fraunhofer-Institut fuer Integrierte Schaltungen (Fraunhofer IIS), Erlangen (Germany)



This funding is exclusively used to support European universities and research laboratories.

Foreword

Dear EUROPRACTICE customers.

I am very pleased to announce that in 2013 the funding of the Europractice project towards the 650 European universities and research institutes has been secured for another 3 years. Indeed imec and consortium partners STFC and Fraunhofer IIS have signed a 3-years contract "EUROPRACTICE 2013" with the EC starting 1 July 2013 until 30 June 2016. This allows us to plan ahead and to secure continuation of access to CAD tools and prototyping services for our European Academia.

Continuation means introduction of new versions and functionalities of existing CAD tools and introduction of new CAD tools. Similarly we are looking to introduce new IC and specialty (such as MEMS, SiPhotonics, ...) technologies. In 2013 we reached an agreement with XFAB to offer their specialty 0.18µ XH018 (high voltage, eflash CMOS) and 0.18µ XT018 (high voltage SOI CMOS) technologies.

From UMC we introduced o.11µ CIS (CMOS Image Sensor) technology for more advanced imager design. From TSMC we introduced their 0.18µ HV BCD Gen-2 technology.

From imec we introduced the SiPhotonics Full Platform technology including advanced passives, modulators, detectors and heaters. The introduction in general of SiPhotonics technologies from imec and LETI as specialty technologies have been very successful and is considered as a very important technology for design of future telecommunication systems.


It is to be expected that in the course of 2014 other new technologies will become available as well as more advanced CMOS (like 28nm) as specialty More-than-Moore technologies.

In 2013 we have seen the confirmation that a majority of users is switching from 0.35μ towards the $0.18\mu/0.15\mu$ node. Indeed 39% of the total designs have been prototyped in $0.18\mu/0.15\mu$.

In our new project with the EC "EUROPRACTICE 2013" we are also offering training courses. We have seen that introducing new design methodologies and technologies is very difficult at the universities without offering relevant training courses. Over the past years we had the opportunity to offer advanced IC design methodology courses through the EC-funded IDESA project and MEMS design courses through the EC-funded STIMESI project. As both projects have ended, we are now offering these kind of courses through Europractice. More information (titles, schedule, registration) about the courses is available at http://www.europractice.stfc.ac.uk/training/.

We further support companies, mainly SMEs and start-up companies, with prototyping of their new IC designs, help them with packaging, test development, qualification, ramp-up and production volumes. European SME's are very well placed to play a role in the new developments in the area of IoT (Internet of Things), healthcare, security, optical, ... applications.

Finally, let me wish you a very successful 2014 in your curricula, training new young engineers. New bright engineers that will help the European SMEs and start-up companies with new innovative products on the market.



Sincerely yours,

Dr. C. Das Chairman EUROPRACTICE IC Service imec (Belgium)

Table of contents

Foreword

Your	r Total and Turn-Key A
	Easy access
	ASIC Design
	Backend Operation S
	From prototypes to i
	From initial volumes
	EUROPRACTICE offer
	Low cost IC-prototyp
	Technologies / Supp
	Space Qualification
	Web site / EUROPRA

Results	
	vice12
Small volume project	S13

List of customers		33
-------------------	--	----

EUROPRACTICE :

Your Total and Turn-Key ASIC Solution

EUROPRACTICE provides semiconductor and system companies with a total and turn-key ASIC solution including :

- easy access to foundry design rules, cell libraries and design kits
- deep submicron RTL-to-layout service
- low cost prototype fabrication service
- volume fabrication service including wafer fabrication, packaging and test
- ASIC qualification
- logistics
- technical customer support

New fables startup companies as well as small companies or companies having small ASIC volume products in niche markets experience huge problems to get access to foundries since their volume is too small.

EUROPRACTICE has wafer foundry agreements with different leading suppliers, allowing to offer the most advanced as well as specific technologies to those customers. Our foundry partners acknowledge the EUROPRACTICE Service as the optimal solution to provide wafer capacity to smaller customers. Suppliers see EUROPRACTICE as one big customer representing about 650 universities, research centers and 300 companies world-wide. Through agreements with foundry partners, EUROPRACTICE is able to offer ASIC solutions ranging from a few wafers to thousands of wafers per year.

Easy access

Through its agreement with foundries and library partners, EUROPRACTICE is allowed to distribute foundry technology information and cell libraries upon simple signature of a standard Non-Disclosure Agreements or a Design Kit License Agreement. Those agreements can be downloaded from the EUROPRACTICE website. In this way you have access in a few days without having to go through a painful customer qualification procedure at the foundry. Foundry information includes design rules, spice parameters, design & layout manuals and DRC/ERC/LVS decks. Cell library information includes library manuals and design kits for most of the popular CAD tools (Cadence, Synopsys, Mentor Graphics, Tanner, etc.). This foundry and library information is distributed on the EUROPRACTICE CD-ROM or via FTP.

ASIC Design



When customers have received design rules, cell libraries, etc., they can start the ASIC design. ASIC design can be split up into front-end design and back-end design. Frontend design covers ASIC specification feasibility study and design including tasks such as schematic entry, VHDL description, scan insertion, simulation and synthesis. The front-end design can be carried out by the customer himself or can be subcontracted to a design house. During this design phase, Europractice offers technical support on technology, test, type of package, etc. Important knowhow and feedback from the test house will be used to improve the DFT (Design For Testability). "State-of-the-art" CAD tools are used during the ASIC design phase.

When the netlist is ready the backend design activity starts including layout generation using state-of-the art layout tools. Deep submicron digital place & route tasks are in most cases not performed by the customers. For those customers that have not their own layout tools, EUROPRACTICE is offering such deep submicron layout service (see deep submicron layout service on page 7). After initial layout, timing verification is carried out by the customer using parasitic layout information and layout is iterated until timing is met. Verification of the design needs to be done in all technology corners.


When layout is finished, a final DRC (Design Rule Check) and LVS (Layout versus Schematic) is performed on the GDS-II database in order to deliver a correct GDS-II to the foundry for manufacturing.

Backend Operation Services through cooperation with certified partners

A history of more than 25 years offering programs to microelectronics industry and academia endorse Europractice as the key partner to your ASIC's success. We embrace COT and turnkey business models to adapt to your requirements with a maximum level of transparency and flexibility. Side by side with world class partners and our long term agreements, Europractice boosts the deployment of your chip backend operations activities. This business environment is strengthened by a skilled team of in-house engineers who provide a reliable integrated service, from technical aspects up to logistics and supply chain management.

Through these collaborative agreements our customers can benefit of working with highly recognized chip industry players. The most relevant companies involved in our semiconductor supply chain are listed below:

- Foundry partners: TSMC, UMC, ON Semi, ams, IHP, LFoundry, XFAB
- Ceramic assembly partners: HCM, Systrel, Optocap, Kyocera
- Plastic assembly partners:
 ASE, Kyocera
- Wafer bumping partner:
 Pactech, ASE
- **Test partners:** ASE, Microtest, Delta, Rood Technology and Blue test
- Failure analysis: Maser Engineering
- Library partners: Faraday, ARM



Prototype fabrication

When all the checks have been performed, the ASIC can be fabricated on one of the MPW's or on a dedicated mask set. Europractice will produce the first prototypes for the customer and organize the assembly in ceramic or plastic packages if required. Using their own bench tests, the designer can check the functionality of the ASIC in an early stage.

Development of a test solution

When the device behaves according to the ASIC specifications, a test solution on an ATE (Automatic Test Equipment) platform is required to deliver electrical screened devices using a volume production test program.

The devices can be tested on both wafer level as well on packaged devices. The goal is to reduce the test time and to test the ASIC for manufacturing problems using the ATPG and functional patterns.

Europractice will support you during the development of single site test solution as well as with a multi-site test solution when high volume testing is required. Based on the test strategy followed diverse type of implementations can be realized.

Debug and characterization

Before going into production a characterization test program will check if all the ASIC specifications are met according to the customer expectations. Threshold values are defined for each tested parameter. The software will test all different IP blocks and the results will be verified with the bench test results.

A characterization at Low (LT), Room (RT) and High (HT) temperature will be performed on a number of (corner) samples together with statistical analysis (Cp and Cpk) to understand the sensitivity of the design against corner process variations.

Qualification

When the silicon is proven to be strong against process variations, the product qualification can start. Europractice can support you through the full qualification process using different kind of qualification flows ranging from Consumer, Industrial, Medical to Space according to the Military, Jedec and ESCC standards....

In this stage of the project, qualification boards must be developed for reliability tests and environmental tests.



Lot Acceptance tests

- Pre-cap inspection
- Destructive Physical Analysis (DPA)

imec

- Electrical screening
- External and Internal visual inspection
- Cross sectioning: SEM
- Radiation tests (Tid, SEE)

Mechanical Acceptance tests

- Bond pull, Die shear
- Solderability
- Gross & Fine leakage tests
- PIND
- Marking resistance
- Mechanical shock
- Constant acceleration
- Vibration tests

Environmental tests

- Pre-conditioning
- TCT
- HTS
- HAST
- Autoclave, unbiased

Qualification tests

- Static or dynamic burn-in
- Operating life tests (HTOL)
- ESD & LU tests

Failure Analysis

- Non-destructive analysis: X-ray, SAM
- Electrical Failure analysis: Photo Emission Microscopy, probing, OBIRCH
- Physical analysis: SEM, TEM, FIB

From initial volumes to full production

Supply chain management


Europractice is responsible for the full supply chain. This highly responsive service takes care of allocating in the shortest time the customer orders during engineering and production phases. Integrated logistics is applied across the partners to accurately achieve the final delivery dates.

Customer products are treated internally as projects and followed closely by the imec engineers. Our strong partner's relations empower us to deal with many of the changing requests of our customers. Europratice therefore acts as an extension of the operational unit of the customers by providing them a unique interface to the key required sub-contractors.

Yield improvement

Europractice can perform yield analysis to determine critical points during the production and suggest the correct solution to maximize the yield. During the qualification of the device on 3 different corner lots, Europractice can support the customer in defining the final parameter windows. Depending on the device sensitivity to process variations, the foundry will use the optimal process flow. During the ramp-up phase, data of hundreds of wafers will be analyzed to check for yield issues related to assembly or wafer production. Europractice is using the well proven tool Examinator™ from Galaxy Semiconductor that enables our engineers to perform fast data and yield analysis studies.

From protype to production Keeping cost under control



Europractice supports you from production ramp up till volume production taking into account global project costs. In cases of certain high volume in test is achieved, we are able to transfer the production test solution to Far East. The replicated test solutions are developed in close relationship with the Far East test houses to be fully compliant with their tester platforms.


EUROPRACTICE offers deep submicron design support service

Synthesis and layout of deep submicron chips is not straightforward. You need a highly trained team of engineers equipped with expensive state-of-the art EDA tools to tape out first time right Silicon. The chips are growing in size while the technology dimensions are getting smaller and power specifications are becoming more stringent. Because of this, chip designers have to understand how to tackle issues like: hierarchical layout, clock skew, latencies of interacting clock domains, IR-drop on the power distribution, electro-migration and signal integrity, handling many metal layers in the backend, incorporating IP blocks in the design, on-chip variation, design for packaging, design for manufacturing... And the list goes on.


Supporting high-level system designers on the road to tapeout, EUROPRACTICE IC Service provides a physical design support service starting from RTL code in VHDL or Verilog or from a synthesized netlist.

The service supports the whole back-end design flow including synthesis, floorplanning, deep-submicron place and route and multi-mode multi-corner optimization, timing analysis, extraction, scan and BIST insertion and ATPG, tape-out preparation, etc. The service is equipped with state-of-the art tools from the major EDA vendors and has already supported technologies from many different foundries down to 28nm.

Many circuits were successfully taped out for in-house developed Systems-On-a-Chip as well as for ASICs developed by companies, design houses, research institutes and universities. These circuits included a.o. analog full custom blocks, memory macro's from different vendors, special I/O cells and RTL level (soft and firm) IP. The team is well versed in low-power techniques as well as the state-of-the art power format descriptions (CPF/UPF). Interrelated gated clock domains, power shut-off, multi supply-voltage and backbiasing have been successfully implemented.



Imec's BOA chip showcases the Boadres DSP core for wireless applications in 40nm. (By courtesy of imec)



Mixed mode ASIC, with multiple microcontrollers, based on imec's radiation hardened DARE library cells. (By courtesy of imec)

Low cost IC prototyping

The cost of producing a new ASIC for a dedicated application within a small market can be high, if directly produced by a commercial foundry. This is largely due to the NRE (Non-Recurring Engineering) overheads associated with design, manufacturing and test.

EUROPRACTICE has reduced the NRE, especially for ASIC prototyping, by two techniques:


- (i) Multi Project Wafer Runs or (ii) Multi Level Masks.

Multi Project Wafer Runs

By combining several designs from different customers onto one mask set and prototype run, known as Multi Project Wafer (MPW) runs, the high NRE costs of a mask set is shared among the participating customers.

Fabrication of prototypes can thus be as low as 5% to 10% of the cost of a full prototyping wafer run. A limited number of tested or untested ASIC prototypes, typically 20-50, are delivered to the customer for evaluation, either as naked dies or as encapsulated devices. Only prototypes from fully gualified wafers are taken to ensure that the chips delivered will function "right first time".

In order to achieve this, extensive Design Rule and Electrical Rule Checkings are performed on all designs submitted to the Service. EUROPRACTICE is organising about 200 MPW runs per year in various technologies.



By courtesy of imec

Multi Level Mask Single User Runs

10.100 10.00

Another technique to reduce the high mask costs is called Multi Level Mask (MLM). With this technique the available mask area (20 mm x 20 mm field) is typically divided in four quadrants (4L/R : four layer per reticle) whereby each quadrant is filled with one design layer. As an example: one mask can contain four layers such as nwell, poly, ndiff and active. The total number of masks is thus reduced by a factor of four. By adapting the lithographical procedure it is possible to use one mask four times for the different layers by using the appropriate quadrants. Using this technique the mask costs can be reduced by about 60%.

The advantages of using MLM single user runs are : (i) lower mask costs, (ii) can be started any date and not restricted to scheduled MPW runs, (iii) single user and (iv) customer receives minimal a few wafers, so a few hundreds of prototypes.

This technique is preferred over MPW runs when the chip area becomes large and when the customer wants to get a higher number of prototypes or preserie. When the prototypes are successful, this mask set can be used under certain conditions for low volume production.

This technique is only available for technologies from ON Semiconductor, IHP, TSMC and XFAB.

europractice | a total solution

8

Technologies

For 2014, EUROPRACTICE has extended its technology portfolio. Currently customers can have access to prototype and production fabrication in the following technologies :

- AMIS 0.7μ Co7M-D 2M/IP & AMIS 0.7μ Co7M-A 2M/IP/PdiffC/HR
- AMIS 0.5μ CMOS EEPROM C5F & C5N
- AMIS 0.35µ Co35U 4M (3M & 5M optional) only thick top metal
- AMIS 0.7μ Co7M-I2Tioo ioo V 2M & 3M options
- AMIS 0.7μ Co7M-I2T30 & I2T30E 30 V 2M & 3M options
- AMIS 0.35µ C035 I3T80U 80 V 4M 3M optional (5M on special request)
- AMIS 0.35µ C035 I3T50 50 V 4M 3M optional (5M on special request)
- AMIS 0.35µ Co35 I3T50(E) 50 V 4M 3M optional (5M on special request)
- AMIS 0.35µ Co35 I3T25 3.3/25 V 4M (3M & 5M optional) only thick top metal
- ams 0.35µ CMOS C35B3C3 3M/2P/HR/5V 10
- ams 0.35µ CMOS C35B4C3 4M/2P/HR/5V IO
- ams 0.35µ CMOS C350PTO 4M/2P/5V IO
- \circ ams 0.35 μ HV CMOS H35 120V 3M & 4M
- ams 0.35µ SiGe-BiCMOS S35 4M/4P
- ams 0.18µ CMOS C18 6M/1P/MIM/1.8V/5V
- ams 0.18µ HV CMOS H18 6M/50V/20V/5V/1.8V/MIM
- IHP SGB25V 0.25µ SiGe:C Ft=75GHz@BVCEO 2.4V
- IHP SGB25VGD 0.25µ SiGe:C Ft=75GHz@BVCEO 2.4V + RF HV-LDMOS GD-Module 22V
- IHP SG25H1 0.25µ SiGe:C Ft/Fmax=190GHz/220GHz 5M/MIM
- IHP SG25H3P 0.25µ Complementary SiGe:C Ft/Fmax (npn)110/180GHz / (pnp)90/120GHz 5M/MIM
- IHP SG25H3 0.25µ SiGe:C Ft/Fmax= 110/180GHz 5M/MIM
- IHP SG25 PIC (Photonics, Ge Photo-diode, BEOL)
- IHP SG13S SiGe:C Bipolar/Analog/CMOS Ft/Fmax= 250/300GHz 7M/MIM
- IHP SGI3C SiGe:C CMOS 7M/MIM
- IHP SG13G2 SiGe:C Bipolar/Analog Ft/Fmax= 300/500GHz 7M/MIM
- IHP BEOL SG25 (MI and Metal Layers Above) + RF-MEMS + LBE
- IHP BEOL SG13 (MI and Metal Layers Above) + LBE + Cu
- X-FAB XHoi8 0.18µ HV NVM CMOS E-FLASH
- X-FAB XToi8 0.18µ HV SOI CMOS
- TSMC 0.25µ CMOS General LOGIC, MS OR MS RF
- TSMC 0.18µ CMOS General LOGIC, MS or MS RF (MIM: 1.0 or 2.0 fFum2 / UTM: 20kÅ)
- TSMC 0.18µ CMOS High Voltage Mixed-Signal (CV018LD 1.8/3.3/32V)
- TSMC 0.18µ CMOS High Voltage BCD Gen 2 (1.8V/5V...70V)
- TSMC 0.13µ CMOS General LOGIC, MS or MS RF (8-inch)
- TSMC 0.13µ CMOS General LOGIC, MS or MS RF (12-inch)
- TSMC 90nm CMOS General or LP Logic , MS or MS/RF (12-inch)
- TSMC 65nm CMOS General or LP MS/RF
- TSMC 40nm CMOS General or LP MS/RF
- UMC Li8o Mixed-Mode/RF
- UMC Li8o Logic GII
- UMC Li8o Logic Low Leakage
- UMC Li8o EFLASH Logic GII
- UMC CIS180 Image Sensor 1P4M CONV diode
- UMC CIS180 Image Sensor 2P4M ULTRA diode
- UMC CISII image sensor
- UMC Li3o Logic
- UMC Lizo Mixed-Mode/RF
- UMC LIIOAE Logic/Mixed-Mode/RF
- UMC L90N Logic/Mixed-Mode/RF (upon request)
- UMC L65N Logic/Mixed-Mode/RF LL
- UMC L65N Logic/Mixed-Mode/RF SP
- MEMSCAP METALMUMPS
- MEMSCAP PolyMUMPS
- MEMSCAP SOIMUMPS
- MEMSCAP PIEZOMUMPS
- ePIXfab-imec SiPhotonics Passives
- ePIXfab-imec SiPhotonics Full Platform
- ePIXfab-LETI SiPhotonics Passives + Heater

mini@sic prototyping conditions


for universities and research laboratories

Prototyping costs have been increasing with scaled technologies due to high mask costs. Even on MPW runs with shared costs, the minimum prototyping fee (corresponding to a minimum chip area) is high for advanced technologies such as 90, 65 and 40nm.

In order to stimulate universities and research institutes to prototype small ASIC designs, Europractice has introduced in 2003 the concept of **mini**@sic.

That means that Europractice has selected several MPW runs on selected technologies on which universities and research institutes have the opportunity to prototype very small ASIC designs at a highly reduced minimum prototype fee. The minimum charged chip area is highly reduced.

Through the **mini**@*sic* concept, the price is reduced considerably. For the most advanced technologies however, the prototyping fee is further reduced through extra funding by the European Commission through the Europractice project (only for European universities and research institutes).



By courtesy of imec

9

By courtesy of imec

Space Qualification according to ESCC9000

During 25 years, Europractice built up a lot of experience for space qualification. Following the ESCC 9000 standard, the service is providing full support to get your product qualified and ready for flight model. Always pushing the limits of the technology the Europractice is the solution to launch your ASIC to space.

From the start of the project, Europractice provides consulting on the ASIC die pad layout taking into account the parasitics of the full package. Afterwards, if necessary, a dedicated package for your ASIC will be manufactured. The expertise of Europractice together with the professionalism of our partners result in a solution that will fit your space requirements.

In order to increase the yield after packaging, Europractice provides their customers with wafer probing prior before to assembly. All ASIC's are assigned to a unique number at wafer level. Taking this approach Europractice is able to provide full traceability of all the components.

When the ASIC's are ready to be assembled into the package, a pre-cap inspection is done. This step is in close cooperation with the customer, our partners and the experts of the Europractice service.

Before chart F4 of the qualification is performed, Europractice will check if the lot can be accepted by performing the "Lot Acceptance Test". This Lot Acceptance Test includes data analysis of the wafers and radiation tests. The radiation tests include the total dose steady-state irradiation (Tid) and single event effect test (SEE). Over the years, imec, together with its partner Microtest developed, a portable test system called Hatina. This portable tester enables imec to perform a complete measurement and data log of the devices while performing radiation tests. These real-time measurements provide the customer with an in-depth understanding how the ASIC will behave in space.

When passing radiation tests, all the remaining parts will enter the chart F₃ for screening and will continue from there to chart F₄ for qualification. Working with different partners enables imec to implement in their supply chain a significant amount of quality assurance gates (QA gates). Imec has built up huge experience in logistics and an internally developed tool keeps track of the status of all devices.

In order to assess the operating life time of a device, a dedicated burn-in oven was developed. This oven has the ability to heat your ASIC up to the desired temperature, while the auxiliary components are still at room temperature. This makes sure that when a fail is detected, the customer knows that this is related to the device and not to one of the auxiliary components. During the operating life all devices are monitored and all data is written to a log file. Finally a "Qualification report" is delivered together with the ASIC's (flight models) which contain all the data of each device.

WEB site

http://www.europractice-ic.com

The Europractice web site for IC prototyping has been totally renewed and provides full information such as:

- Technologies
- Specification sheets
- Available and supported cell libraries and design kits
- MPW runs
- MPW prices
- Small volume possibilities
- Deep submicron netlist-to-layout service
- Procedures for registration of designs for
- prototypingEtc.

Europractice-online

http://www.europractice-online.be


In 2003 Europractice introduced "Europracticeonline", a platform for information exchange. This platform is hosted by imec's Microelectronics Training Center.

Users can register to access information available on Europractice-online. The information that is available is grouped per technology and contains:

- Public information
- Confidential information in 'closed' domains, accessible after signature of Non-Disclosure Agreement or Design Kit License Agreement
- News flashes
- Frequently Asked Questions
- Mailing lists

The user can personalize the mailing lists in such a way that he is automatically informed by e-mail whenever a new document is posted, news is posted, FAQ is posted, etc. The user can choose for which technologies he will be notified. As such managers can select to be informed on latest news, whereas designers can ask to be notified on all new items for a specific technology.





Results

MPW prototyping service


ASICs prototyped on MPW runs

In 2013, a total of 538 ASICs have been prototyped. 73% of the designs are sent in


by European universities and research laboratories while the remaining 27% of the designs is being sent in by non-European universities and companies world-wide.

Geometry mix


Year over year we see a shift towards newest technologies. Also in 2013 the same trend is shown. Again, the majority of designs is done in 0.18μ / 0.15μ technology (39%). Also the number of designs in Silicon Photonics (MEMS) technology has taken up.




*mini@*sic




Very encouraging is the fact that the *mini*@sic concept continues to be accepted very well by the universities in 2013.



MPW designs in 2013: technology node and number of designs








Small volume projects

More and more customers are using the COT (Customer Own Tooling) model when they need volume production. Through this COT model they have full control about every aspect of the total design and production flow. Large customers with sufficient ASIC starts and volume production can invest in the COT model as it requires a considerable knowledge and experience about all aspects such as libraries, design kits, transistor models, testing, packaging, yield, etc. For smaller customers the COT model is very attractive but very difficult due to the lack of experience. For those customers EUROPRACTICE offers the solution by guiding the customers through the full production flow applying the COT model. EURO-PRACTICE helps you with technical assistance in the selection of the right package, setting up the test solution, yield analysis, qualification, etc.

Through EUROPRACTICE you can also experience the benefits of the COT model.








Examples of ASIC projects

onsemi



A Point-Of-Load DCDC converter for High Energy Physics applications CERN, PH department, ESE group

Contact: Federico Faccio and Stefano Michelis E-mail: federico.faccio@cern.ch Technology: OnSemi I3T80 0.35um CMOS with HV capabilities Die size: 2.8 x 2.88 mm²

Application

Detector systems at the Large Hadron Collider (LHC), the powerful particle accelerator built at CERN, make extensive use of microelectronics components, a large number of which are Application Specific (ASICs) and are exposed to strong radiation and magnetic fields. In view of upgrading the systems in the near future to improve detectors' performance, a radiation and magnetic field tolerant Point-of-Load DCDC converter would be extremely beneficial to allow a more efficient power distribution. Installed in very close proximity to the ASICs it has to power, this DCDC should also be radiation and magnetic field tolerant, but additionally it should be very compact and light, and have EMC performance compatible with the low noise requirements of the detectors. The development of this component and its integration in prototype detector systems have been the object of a CERN R&D activity in the last few years.


DCDC circuit description

The POL converter is a single-phase buck topology built around an ASIC designed by CERN engineers in the OnSemi I₃T80 technology. This circuit, named FEAST, embeds on the same 2.8 x 2.88 mm² silicon both the power switches, bootstrap diode and the control circuitry. Capable of operating from an input voltage of 5 to 12V, it has a selectable output voltage range between 0.6 and 5V and can provide up to 4A of output current (within the limit of 10W output power). Switching at a frequency of 1-3MHz (selectable) to work with a 200-700nH air-core inductor, the circuit includes protections for over-current and over-temperature events, and has an under-voltage lock-out feature. Radiation tolerance is achieved with the systematic use of hardness-by-design techniques both for Total Ionising Dose (TID), displacement damage and Single Event Effects (SEE).

After several generation of prototypes, the design integrated in the April 2013 MPW run was verified to be production-ready. Electrical performance is compliant with specifications, and all protection features are correctly working. Radiation tolerance requirements have been verified with X-rays, neutron, proton and heavy ion irradiation tests. While samples from this run have been packaged and are now being assembled in a pre-production run of full DCDC plug-in modules (Figure 1), a version of the ASIC with improved SEE tolerance has being included in a December MPW run in the same technology. This version should satisfy the radiation tolerance requirements of even the LHC tracker detectors, installed where the radiation environment is the most severe.

Why Europractice

The Europractice IC service was instrumental in giving us easy access to the High-Voltage I3T8o technology from OnSemi. Thanks to the mini@sic program, the cost is very reasonable and there is practically no lower limit on the silicon area for the design: in the early stages of the project, this allowed us easy integration of test structures to probe the natural radiation performance of the technology. At the end of the development, Europractice could organise a small dedicated production run for our project, yielding enough samples for our needs (small volume for a silicon manufacturer). All our wishes, from first small prototypes to final production, were hence satisfied fully.




Full prototype DCDC modules with a footprint of about 38 x 17 mm. The FEAST ASIC, packaged in a qfn32 package, is covered by the custom air-core inductor of 450nH, then a copper shield encloses all noisy components so that the final plug-in module (to the left) achieves excellent EMC performance for conducted and radiated noise.

ams

Front End ASIC for 2D array of capacitive micromachined ultrasound transducers (CMUT)

JSC Minatech, Kaunas University of Technology Panevezys Institute and Vilnius Gediminas Technical University, Lithuania

Contact: Darius Viržonis, Gailius Vanagas, Vaidotas Barzdėnas **E-mail:** darius.virzonis@ktu.lt, vaidotas.barzdenas@vgtu.lt **Technology:** AMS 0.18 μm HV CMOS 6M **Die size:** 5250x5250 μm



Introduction

CMUT device can be drafted as a capacitor with one fixed and one moveable electrode, which is coupled with the membrane of adequate elastic properties.

One of the applications of CMUT concept is the real-time three-dimensional (3D) medical imaging, which is possible only at limited resolu Fig. 1. Plot of the ASIC.

tion with existing techniques. With CMUT concept two-dimensional (2D) transducer arrays for high resolution real-time 3D imaging can be manufactured within reasonable efforts. However, due to the high number of transducer elements and small dimensions proper use of such an array becomes challenging:

- low signal-to-noise ratio due the small element dimensions;
- large number of conductors in very limited space;
- parasitic capacitance of interconnecting leads.

Therefore integration of the frontend electronics (containing pulsers, beamformers, switches and pre-amplifiers) with CMUT array is the necessary solution.

Description of the ASIC

Ultrasound Transceiver for 2D CMUT Front End (FE) Core integrated circuit (IC) is a device primarily intended to individually excite CMUT elements and to receive, buffer and amplify receiving signals from individual CMUT elements. CMUT FE Core has 256 CMUT elements connection points (CCP) subdivided into 4 apertures laid out as aperture matrix of 2 rows and 2 columns. Each aperture has 64 CCPs laid out as matrix of 8 rows and 8 columns. Each CCP is able to drive single CMUT element or to receive and amplify the signal coming from a single CMUT element. CMUT FE Core has 64 75 Ω terminated inputs able to receive the transmitting pulse signals. CMUT FE Core 64 inputs are shared with 64 outputs. CMUT FE Core has 64 outputs able to drive 1.5 m long coaxial cable.

The 256 CCPs are multiplexed to 64 outputs by the internal multiplexing structure. The latter structure multiplexes each *i*-th CCP of *j*-th aperture to *i*-th output. 4 digital channels clocked by one clock provide the pixel selection data. The mode signal puts the CMUT FE to transmit or receive mode.




Fig. 2. Photo of the fabricated chip.

The CMUT FE core is capable to drive 16x16 matrix of CMUT elements simultaneously. The grid of the CCPs is distributed with 250 µm pitch. Each individual transceiver channel contains logic circuit, pulser to generate the excitation pulses of +50 V, preamplifier and protection circuit to protect the preamplifier during the transmit cycle. Average power dissipation is 60 mW per channel. Receive preamplifier has the input-referred noise density of 4 nV/sqrt(Hz). Amplifier recovery time after TX pulse 0.3 µs.

Why Europractice?

Europractice provides exclusive opportunities to prototype small series of experimental ICs with large selection of microelectronics fabrication technologies. We selected AMS 0.18 μ m HV CMOS 6M technology provided by Europractice because of good match between production costs and required complexity. All this in combination with professional service and discount policy for academia projects makes Europractice service affordable and attractive. And it shortens the path between the research and applications.

Acknowledgements

This research was partially supported by EU and Lithuanian governments grant VP2-1.3- $\bar{U}M$ -02-K-01-102.

A CMOS Power-Supply Technique for Minimizing the Current-Source Power of Implanted Chips

Department of Electrics and Electronical Engineering, Yeditepe University, Istanbul, Turkey

Contacts:Sercan İpek and Uğur Çilingiroğlu **E-mails**: sipek@yeditepe.edu.tr , ucilingiroglu@yeditepe.edu.tr **Technology:** AMS 0.18µm HV CMOS (H18A6) **Die size:** 2.25 x 2.25 mm²

Introduction

Implanted chips are widely used for functional electrical stimulation in treating various disorders such as deafness, blindness, paralysis and cardiac arrhytmia^[1]. In almost all applications these chips are power-supplied from an external battery via an inefficient inductive link operating at radio frequencies. This is why power efficiency is the dominant constraint in their design. Most of their power consumption is due to the stimulation current drawn from the power supply. This current is generated by a current source, and flows through the electrode/tissue impedence. Therefore, the power-supply voltage has to be equal or larger than the sum of the maximum voltages across the current source and the impedence but, under most of the stimulation conditions, neither the current nor the impedence is maximum. This is why the power-supply voltage turns out to be unnecessarily large for the majority of stimulation episodes, resulting in power waste across the current source.


Description

The technique we propose in this project relies on zero-voltage switching for generating the supply voltage and updating it at a rate equal to or less than the radio frequency

(RF) of the inductive link depending on power demand. A feedback loop confined to the secondary of the inductive link adjusts the timing and conduction angle of switching to provide just the right amount of supply voltage needed for keeping the current-source voltage constant at compliance limit. Current-source power is thus minimized. Since drive is based on current instead of voltage, and supply-voltage update is near real-time, the quality of the current pulses is high regardless of how evolves during stimulation. By scaling the switching frequency according to power demand, the technique further improves overall power consumption of the stimulator. The technique is implemented with a very simple control circuitry comprising a comparator, a Schmitt trigger and a logic gate of seven devices in addition to an on-chip switch and an off-chip capacitor^[2].

Results

The proposed technique keeps the voltage across the current source continuously at the compliance limit, and thus minimizes the power dissipation of the source. Control is accomplished at a near-real time resolution. Testing of the prototype; shows that functional electrical stimulation is accomplished with




only 25% power of conventional system in most typical cases. Although increasing stimulation current and stimulation period raises the power consumption of the proposed technique up to 90% of the power of the conventional system, the superiority of power efficiency is retained throughout the entire scale of application conditions.

Why Europractice?

Our university have an access to design tools and various CMOS technologies through Europractice. Several undergraduate and graduate students have gained educational and research experience in microelectronics in our research laboratory by using these design tools and technologies. The *mini@sic* program enables us to fabricate the prototypes design in different technologies to be produced with affordable prices. This provides our students with a great opportunity to take part in academic research.

Acknowledgment


This work wassupported by The Scientific and Technological Research Council of Turkey (TÜBİTAK112E166).



References

- F. Soulier, S. Bernard, G. Cathébras, and D. Guiraud, "Advances inimplanted functional electrical stimulation," in Proc. Int. Conf. Designand Technology of Integrated Systems in Nanoscale Era, 2011, pp. 1–6.
- [2] U. Cilingiroglu, S. Ipek, "A zero-voltage switching technique for minimizing the current-source power of implanted stimulators", IEEE Trans. on Biomedical Circuits and Systems, Vol:7, Issue: 4, pp.469-479, 6 February, 2013.

N+ring	
PMOS	
N+ring P+ring	
NMOS	
P+ring	



Radiation hard programmable delay line

LIFAELS, La Salle, Universitat Ramon Llull / ECM, ICC, Universitat de Barcelona

Contact: Joan Mauricio, David Gascón, Xavier Vilasís, Eduardo Picatoste **E-mail:** jmauricio@salleurl.edu **Technology:** AMS 0.35 μm CMOS **Die size:** 2400 x 2400 μm²

Introduction

Delay lines are commonly used in high energy physics experiments, such as LHCb, since synchronization is critical for such kind of applications. The operating principle of digital delay lines is very simple: the user can set an arbitrary delay and thus compensate the latency introduced, for example, by cables or fibers. The radiation requirements of the hardware disposed in the LHCb cavern (which is expected to reach 5 krad) discard the possibility of using commercial delay lines, and justify a full custom design able to cope with radiation.

Description

This chip implements an SPI-programmable (Serial Peripheral Interface) delay line based on a Delay Locked Loop (DLL), with 12 independent LVDS clock outputs. The user can configure up to 25 different clock phases to cover the 25 ns LHC clock in 1 ns steps.

This design is mainly constrained by reliability, since Single Event Effects (SEEs) produced by radiation may endanger not only the correct operation of the chip (transients and upsets), but also may lead to its destruction due to overcurrent (latchups). To minimize the latchup probability, a radiation hard digital standard cells library was developed: the distance between NMOS and PMOS transistors is increased in comparison with the common standard cells, and guard rings are interposed between NMOS and PMOS transistors. To avoid transients in critical signals such as reset, a glitch suppressor was implemented. Finally, Triple Modular Redundancy (TMR) registers enable a safe storage of DLL configuration and thus avoiding data corruption caused by Single Event Upsets (SEUs).

Measurement Results

On the one hand, the standard deviation of the Differential Non-Linearity (DNL) measured in this delay chip is 23 ps, i.e. a coefficient of variation of 2.3 %. And the RMS jitter of the output clocks is below 5 ps. On the other hand, the SPI interface exhibits a frame error rate lower than 10-5 at 15 Mbps. Also, a testbeam to qualify for radiation hardness is envisaged.

Why Europractice?


The *mini*@sic MPW program gives us the opportunity to implement our prototypes at an affordable price. It is also a good choice for small volume ASIC productions. Moreover, Europractice provides us the EDA tools needed for the design and technical support.

X-band LNA and SPDT in IHP SG13G2

Faculty of Engineering & Natural Sciences, Sabanci University, Tuzla/ ISTANBUL-34956, Turkey

Contact: Prof. Yasar Gürbüz, http://rfic.sabanciuniv.edu
E-mail: yasar@sabanciuniv.edu
Technology: IHP SG13G2
Die sizes: LNA 0.77 mm², SPDT 0.99 mm²
Application: 10 GHz SPDT Switch and LNA are part of "Single Chip, X-Band, Phase Arrays TR Module Applications"

Description X-band LNA



An X-band Low Noise Amplifier (LNA) was designed and prototyped in the IHP SG13G2 technology.


The LNA is designed specifically for 9 to 11 GHz frequency levels, but it was also expected to also have a good level of performance between 8-12GHz. The LNA is expected to achieve high linearity performance with a low level Noise Figure (NF), while its gain acheives a moderate level of gain. In addition to these specifications, the constructed LNA should consume a low level of power and have a certain level of gain flatness.

Between the decided 9-11GHz bandwidth, the post-layout results demonstrate that the NF is lower than 1.2 dB, while the gain is between 15.6 dB and 16.4 dB. The input-referred P1dB is obtained as -3.87dBm, while consuming only 20mW of power. On the other hand, the return losses are higher than 10dB for the dedicated frequency levels while consuming only 0.77 mm² area.

Description X-band SPDT

X-Band SPDT switch was another block designed and prototyped using IHP's SG13G2 technology. The design is optimized for minimum insertion loss, while aiming for a maximum level of isolation. For the switching purpose, existing IHP library NMOS transistors are used. To achieve minimum insertion loss, appropriate values for the width of the transistors, gate resistances and DC biasing have been selected. As for the insertion loss case, the maximum resonance is achieved using shunt transistors and LC resonance circuitry. Other than the DC biases, the resistive body floating technique is used to improve the linearity of the SPDT switch. To end up with a better return loss performance, a Impedance Transformation Network (ITN) is used.

From the post-layout results, it is observed that the constructed SPDT switch achieves a insertion loss that is lower than 1.4dB, while performing at least 4odB isolation in X-Band frequencies. The input-P1dB is about 24 dBm, while the return losses are higher than 1odB for 10.5 GHz of bandwidth.



Why Europractice?

The reason for selecting IHP's 0.13µm SG13G2 technology is because the technology's high level of cut-off frequency performance, and good level of noise performance. As a result of these high fT and good NF performances, high gain performances can be achieved with certain LNA designs, which will also end up with low NF. During the design it was also important to achieve high level of linearity while maintaining moderately-high level of gain and low Noise Figure. With Europractice and the *mini*@sic stimulation, the costs for verifying high-frequency blocks in this advanced high frequency technology are affordable for research budgets.

IOGHZ LNA at SGI3G2 technology

Parameter	In 9-11 GHz
Noise Figure	< 1.2 dB
Gain	15.6-16.4 dB
Input RL	› 15 dB
Output RL	> 10 dB
Isolation	> 35 dB
Input P1dB	-3.877 dBm
Power Cons.	20 mW
Chip Area	0.76 mm²
	(with pads)
VDD	2.5 V

SPDT Design at SG13 G2 technology

Parameter	Target	Schematic	Post-Layout
IL	~1-2 dB	< 0.8 dB	< 1.4dB
Isolation	> 25 dB	> 47 dB	>40 dB
RL	> 10 dB	> 18 dB	› 15 dB
			(10.5GHz
			Bandwidth)
Input P1dB	› 15 dBm	21.9 dBm	24.44 dBm

UMC

9.2GHz Digital PLL Frequency Synthesizer for Short-Range FMCW Radars Department of Electrical and


Computer Engineering, Seoul National University, Seoul, Korea


Contact: Hwanseok Yeo, Sigang Ryu, Yoontaek Lee, Seuk Son, and Jaeha Kim E-mail: hsyeo@mics.snu.ac.kr Technology: UMC 65nm LP CMOS Die size: 1.9mm x 1.9mm

Description

An FMCW (Frequency Modulated Continuous Wave) radar senses remote objects by transmitting a signal whose frequency is periodically modulated and detecting the frequency difference between the transmitted signal and reflected signal from the objects. Our design goal is to implement a PLL-based FMCW clock generator for through-wall imaging radar. For high-resolution, shortrange FMCW radars, a clock generator that is capable of modulating the frequency with wide bandwidth and short period is necessary.

The existing architectures such as the open-loop direct VCO modulation^[1], coarse DDFS followed by smoothing PLL^[2], and fractional-N PLL with modulated division ratio^[3] all face challenges in extending the modulation bandwidth or shortening the modulation period. For instance, in the open-loop approach, the VCO nonlinearity can degrade the modulation accuracy. In the closed-loop approaches, the finite loop bandwidth of the PLL serves as the limiter. We implemented a FMCW clock generator PLL that extends the two-point





Die photograph of RADAR_A: The digital PLL frequency synthesizer for FMCW radars.

Measured frequency spectrum with/without modulation and modulation profile of a 9.2-GHz output clock with 400-MHz modulation bandwidth (B) and 8-kHz modulation frequency (=1/Im).

modulation (TPM) technique, originally used for RF transmitters [4]. The TPM technique injects the frequencymodulation signals at two points of the PLL (i.e. divider and oscillator), so that their respective high-pass and low-pass transfer functions can sum up to an all-pass characteristic. The frequency can be modulated at a high bandwidth and short period, without being limited by the PLL loop bandwidth. However, various gain and delay mismatch among the circuit components may limit the effectiveness of the approach and calibration is typically necessary. The proposed FMCW PLL depicted in Fig. 1 eliminates this need for extra calibration by using a third-order digital loop filter in the PLL. That is, the loop filter generates the second injection signal by itself by adjusting the ramp slope via normal PLL feedback operation.

Results

The implemented PLL can modulate a 9.2-GHz clock with up to 500-MHz modulation bandwidth and 66-kHz modulation frequency. The prototype IC of the described FMCW frequency synthesizer PLL is fabricated in a UMC 65-nm LP CMOS technology and consumes an active area of 0.55x0.68 mm².

Why Europractice?

One of the main reasons we chose EURO-PRACTICE for chip fabrication is that it is the only place that offers small-volume shared-MPW service, called *mini@sic*. Especially, for 65nm CMOS technology, universities cannot afford the prices for the full MPW costs (> \$100K). Besides, the staffs of the EURO-PRACTICE are very friendly both when collecting the design database from us and delivering the fabricated ICs to us. In fact, despite our location in Korea and primary language of Korean, we have found it easier to work with EUROPRACTICE than with other local MPW agencies.

Acknowledgement

This research was funded by the MSIP (Ministry of Science, ICT & Future Planning) of Korea under the 2013 ICT R&D Program.

References

- C. Tzuang, et al., "An X-Band CMOS Multifunction-Chip FMCW Radar," in IEEE MTT-S, pp. 2011-2014, June 2 2006.
- [2] T. Mitomo, et al., "A 77GHz 90nm CMOS Transceiver for FMCW Radar Applications," IEEE J. Solid-State Circuits, pp. 928-937, Apr. 2010.
- [3] Y. Li, et al., "A Fully Integrated 77GHz FMCW Radar System in 65nm CMOS," in ISSCC Dig. Tech. Papers, pp. 216-217, Feb. 2010.
- [4] Y. Kao, et al., "A Low-Power and High-Precision Spread Spectrum Clock Generator for Serial Advanced Technology Attachment Applications Using Two-Point Modulation," IEEE Trans. Electromag. Compat., pp. 245–254, May 2009.

Time to Digital Converter for Time of Flight Positron Emission Tomography


Department of Information Engineering, University of Pisa, and INFN section of Pisa, Italy

Contact: Nahema Marino, Federico Baronti, Maria Giuseppina Bisogni, Alberto Del Guerra, Luca Fanucci, Roberto Roncella, Sergio Saponara E-mail: nahema.marino@iet.unipi.it Technology: UMC 65 nm Low Leakage LVT Die size: 1875 µm x 1875 µm

Introduction

Positron emission tomography (PET) is a molecular imaging technique which informs about the physiological processes inside the body. A PET scanner typically consists of a ring of detectors coupled to readout electronics which evaluate the line of response (LOR) and the energy of pairs of gamma rays emitted by annihilation by a tracer labelled with a positron emitting radionuclide. 3D images of the radiotracer concentration are then obtained through computer reconstruction. In clinical applications, PET image quality benefits from the time of flight (TOF) feature either using analytical or iterative reconstruction algorithms. Indeed, by measuring the photons arrival time on the detectors, the annihilation point can be estimated, thus leading to better noise level, contrast and clarity of detail in the reconstructed images with respect to conventional PET^[1]. This added information enables the reconstruction algorithm to provide the final image with fewer iterations and less image noise when increasing the time resolution for large size objects ^[2].

The 4D-MPET (4 Dimensions Magnetic compatible module for Positron Emission Tomography) INFN project collaboration exploits the characteristics of silicon photomultipliers (SiPM), novel scintillation materials and innovative electronics in order to develop a magnetic-field compatible TOF PET detector prototype with good spatial, time and energy resolution ^[3]. The combination of LYSO crystals with SiPMs has proven to be suitable for TOF applications, since a time resolution of 102 ps can be achieved ^[4]. Then, the readout must be designed so that it can measure the photon arrival time with a resolution less than 100 ps. In this scenario, a time to digital converter (TDC) can be used to provide the TOF information.



Description

SiPM photodetectors can be arranged in large matrices of small squared pixels to improve the spatial resolution. This translates into a high number of channels to be read out, demanding for compact multichannel front-end design. Moreover, SiPMs exhibit a high noise rate which requires the implementation of noise rejection algorithms that do not impair the acquisition capability of the readout system. Finally, PET measurements are not repeatable and require an electronic equipment with high linear performances. These requirements have suggested the main guidelines for the design of the TDC to be used in the readout of the TOF PET detector prototype.

The TDC architecture is based on a classical two-step architecture where a counter is coupled to a delay locked loop (DLL) to provide a coarse time and a fine time measurement, respectively. However, an innovative approach based on pipeline structures combined with dynamic logics is used. The converter also features a real time noise rejection algorithm which is based on the measurement of the input pulse width so as to handle the sampling function of the two-step core without loss of information. Eight channels are accommodated within a 72 pin die of 1875 µm x 1875 µm. Each channel comprises a full custom block, implemented with a transistor level design, and a semi custom section that has been developed with a standard cell based design flow. The full custom part includes two clusters of pipelined hit registers to measure both the rise time and the fall time of the input pulses plus a dedicated counter for data validation. The rise time is measured in order to detect the TOF of the incoming pulse. The fall time can provide the energy information if the SiPM outputs are processed by a front-end, so that the falling edge is generated proportionally to the signal energy with a time over threshold technique ^[3]. Thereafter, the semi custom unit performs a serial download of valid data only and provides a 47 bit word at each channel output ^[5]. First measurements of the chip have confirmed the correct functionality of the readout logics.

Why Europractice?


In order to ensure good linearity, the implementation of a DLL having a small number of delay elements was needed. On the other hand, aiming to a timestamp in the order of a hundred of picoseconds, the converter architecture required a high working frequency in the gigahertz range. To this end, the employment of a deep submicron technology was mandatory. Despite the high costs on the market, Europractice's mini@asic program makes it possible for academic institutions to have access to the newest process technologies at affordable prices while providing a valuable support until the very end of the submission process.


Acknowledgments


This work has been supported by Istituto Nazionale di Fisica Nucleare (INFN) within the 4DMPET collaboration.

References

- Conti, M., "Why is TOF PET reconstruction a more robust method in the presence of inconsistent data?," Phys. Med. Biol. 56, pp. 155–168 (2011).
- [2] Karp, J. S., Surti, S., Daube-Witherspoon, M.E. and Muehhlehner, G., "Benefit of time-of-flight in PET imaging: experimental and clinical results," J. Nucl. Med. 49, pp. 462-470 (2008).
- [3] Marino, N., Ambrosi, G., Baronti, F., Bisogni, M. G., Cerello, P., Corsi, F., Fanucci, L., Ionica, M., Marzocca, C., Pennazio, F., Roncella, R., Santoni, C., Saponara, S., Tarantino, S., Wheadon, R. and Del Guerra, A., "An innovative detection module concept for PET," JINST 7, pp. Co8003- Co8012 (2012).
- [4] Pennazio, F., Barrio, J., Bisogni, M.G., Cerello, P., De Luca, G., Del Guerra, A., Lacasta, C., Llosa, G., Magazzu, G., Moehrs, S., Peroni, C., Wheadon, R., "Simulations of the 4DMPET SiPM Based PET Module," IEEE Nuc. Sci. Symp. Conf. Record MIC 6-5, pp. 2316-2320, Oct 2011, Valencia, Spain.
- [5] Marino, N., Baronti, F., Fanucci, L., Roncella, R., Saponara, S., Bisogni, M.G., Del Guerra, A., "A novel time to digital converter architecture for time of flight positron emission tomography", 2013 IEEE NoMe TDC, pp.1-4, Oct. 2013, Perugia, Italy.









A 0.5V 200kSps High Efficiency Asynchronous Attenuation SAR ADC Occupying 0.045mm² with Standard MiM Capacitors.

Politecnico di Milano, DEIB

Contact: stefano.brenna@polimi.it , andrea.bonfanti@polimi.it ; andrea.lacaita@polimi.it

Description

Recent works demonstrated that charge redistribution SAR ADCs can achieve 8 to 10 bit resolutions up to 1-Msps rate with few-µW power consumption. To improve accuracy, the latest trend is to rely on the linearity of binary weighted arrays with the addition of noise reduction or error correction techniques [1], thus increasing area and circuit complexity. Efficiency is instead pursued by scaling the technology, thus lowering the power consumption of the digital blocks, while the energy consumption of the capacitive array is reduced by adopting unit capacitance values in the sub-fF range [1-2]. This latter choice often requires extra-efforts to design and characterize a custom unity component in the chosen technology platform and a quite critical layout. The purpose of this work was to demonstrate that fully-differential SAR converters can meet remarkable efficiency and compactness without requiring custom capacitors.

To this aim, in this design we investigated the design margins obtained by combining the adoption of efficient switching algorithms and an optimized asynchronous logic with an attenuation capacitor array ^[3] of standard library MIM capacitors. In addition, since these converters are often integrated in the analog frontends of a large variety of systems, the design was made in a 130-nm CMOS technology, which is still the most commonly used node in this field.

The circuit architecture includes a comparator, two 10-bit binary weighted arrays with attenuation capacitor, one per branch, and an asynchronous successive approximation logic, which avoids the need for a high frequency external clock. Efforts focused on minimization of the capacitive load of the most active logic signal lines improved efficiency, and to reach minimum energy consumption, the nominal supply voltage has been pushed down to 0.5V. Due to the latter supply choice, a pair of bootstrapped switches is needed to guarantee the array settling during the sampling phase.

This converter prototype was realized and tested also to be successively implemented as a sub-circuit of an ultra-low-power multi-channel neural recording system.

Results

Experimental measurements show that the circuit can operate from o.4-V to 1-V supply voltage with the correspondent conversion rates increasing from 5okSps to 1.5MSps. Measured DNL and INL are always lower than o.6/2.2 LSB, respectively. The power consumption at the maximum conversion rate varies from 85nW at o.4V to 15.1µW at 1V. At the nominal o.5-V supply voltage, the achieved SNDR is 52.6dB, the maximum sampling frequency is 200kSps and the power consumption is of 420nW, leading to a FoM of 6fJ/cstep. The core occupies an active area of 0.045mm², resulting in the most compact SAR ADC realized with standard library capacitors and comparable to converters using subfF unit capacitors.

Acknowledgements

This project was developed within the framework of the Italian PRIN research program.

Why Europractice?

Due to challenging requirements and operating conditions of the converter, prototyping is necessary to verify its functionality and performance and UMC130nm design-kit offered suitable design options to reach the target of the project. Moreover, our past experience in integrating circuits in this technology with Europractice has been positive in terms of available documentation and overall in terms of assistance from highly qualified technical support team.

References

- P. Harpe, et al., "A 2.2/2.7fJ/conversion-step 10/12b 4okS/s
 SAR ADC with Data-Driven Noise Reduction," IEEE J. Solid-
 - State Circuits, vol. 45, no. 5, pp. 1007-1015, May 2010.
- [2] M. Van Elzakker, et al., "A 10-bit Charge-Redistribution ADC Consuming 1.9mW at 1MS/s," ISSCC Dig. Tech. Papers, pp. 270-272, Feb. 2013.
- [3] F. Maloberti, et al., "A 9.4-ENOB 1V 3.8µW 100kS/s SAR ADC with Time-Domain Comparator" ISSCC Dig. Tech. Papers, pp. 245-247, Feb. 2008.



TSMC

I6-Channel Readout ASIC for Next Generation of PET Scanners

Contact: jgmacias@ifae.es, Jose Gabriel Macias Montero **Technology:** TSMC 0.25UM CMOS LOGIC/MS **Die size:** 5300um x 6740um

New generation of Positron-Emission Tomography (PET) scanners use solid-state detectors such as pixelated Cadmium-Telluride (CdTe) detectors as the gamma photon detection device. They provide excellent sensibility, energy resolution, and spatial resolution compare to scintillating crystals. For PET scanners, pixelated CdTe detectors must be connected to 2D readout electronics ASICs to obtain the position of the impact with 1 mm resolution, the energy deposited by the photon with 1% resolution at full range, and the time of the photon interaction with 10 ns resolution.

Available readout ASICs for CdTe pixelated detectors provide just half solution since they offer good energy resolution but poor time information. We developed a "16-pixels version" as a proof of concept of a final 100-pixels readout ASIC for CdTe detectors to be used in medical imaging applications such as PET scanners. The 16-channel 2D readout ASIC includes a main digital controller, a time to digital converter (TDC) with 1ns resolution, a temperature sensor, five programmable voltage references, and a matrix of 16 "smart pixels". Every pixel integrates an analog front-end electronics, a 10bit ADC, and a digital controller in an area of 0.7 mm x 0.5 mm. The analog front-end consists of a charge sensitive amplifier, a fast discriminator, a CR-RC active shaper, and a peak detect circuit which is connected to the ADC to provide the value of the integrated charge which is proportional to the deposited energy. The time slot of the interaction is provided by the trigger generated by the discriminator and the global TDC.

The ASIC has several operation modes such as programming the configuration register, TDC calibration, Temperature sensing, and data acquisition among others. During data acquisition, the pixel matrix is quiet since all pixels are in standby mode waiting for a photon interaction. When a trigger occurs, the clocks and control signals are sent only to the triggered channel and to the 8 adjacent neighbors for offline charge sharing compensation. Once the ADCs of all 9 channels are read, the main digital controller creates and sends to an external FPGA a data package with the address of the triggered pixel, the TDC data, the temperature, and the 9 ADCs values. The information of all photon interactions is stored externally and analyzed offline.

The ASIC is biased with a single power supply of 2.5 V and consumes 200 μ W per pixel. The measurements show per pixel an energy resolution of 0.4 % at full range, a minimum threshold of 3 keV, a TDC resolution of 0.6 ns, and a temperature resolution of 0.4 degree. According to the results, the developed ASIC is the



first available readout ASIC for pixelated CdTe detectors that fulfills the energy and time resolution requirements for medical imaging applications.

Why Europractice?

Universitat Autònoma de Barcelona (UAB) is an academic member of Europractice. For us, the access to TSMC foundry services is only available through Europractice either for multi-project wafer program or for low volume production program. Besides, we feel very comfortable to open any complicated question to Europractice's support teams since our personal experience with their service and support over the past 14 years has been excellent.

imec

Photonic Bio Sensor Chip based on Ring Resonators

TNO, Optics department, Stieltjesweg 1, 2628 CK Delft, The Netherlands

Contact: Peter Harmsma E-mail: peter.harmsma@tno.nl Technology: IMEC SiPhotonics passives Die size: 6x6 mm




Photonic sensor chip with basic flow cell

Introduction

At TNO, we work on the application of photonic integrated sensors for chemical and biochemical analysis. One of our long-term goals is a system having the size and price of a mobile phone, capable of screening a droplet of blood for a range of diseases within a few minutes. This will contribute enormously to health care cost reduction, as diagnostics is moved closer to the patient. Moreover, fast diagnostics will save lives.

Photonic integrated sensors are fabricated using similar technologies as common in the electronics industry. The signals are optical rather than electrical, and are distributed over the chip by means of waveguides, which are essentially the on-chip equivalents of optical fibers. Advanced optical functionality is achieved by clever design of the waveguide geometries. In addition,



Part of the chip layout, showing a number of test ring resonators, an interferometer, and dedicated optical interfacing.

integration of opto-electrical components for switching, detection and high-speed modulation of optical signals is available within the context of Europractice.


Photonic bio sensing

A single sensor element is formed by an optical ring resonator, which acts as a passive wavelength filter, producing a series of well-defined transmission minima or maxima. Each of the multiple sensor elements can be coated by unique biological antibodies, to which only specific biomarkers will bind. This binding process at the chip surface causes a change in the ambient refractive index, which in turn results in a wavelength shift of the ring resonator filter response. For each sensor element, the rate at which the filter response shifts is a measure for the concentration of the corresponding biological counterpart in the (blood) sample. This provides the diagnostic fingerprint required by for example the general practitioner. This type of optical sensing is label free and provides clinically relevant information within a few minutes.

Goal of this project

The project has three goals:

 The ring resonator technology has become quite mature, and the development is shifting towards



A ring resonator acts as a passive wavelenght filter, creating a series of well-defined resonances.

biochemistry and microfluidics. Consequently, we need many (generic) chips for biochemical tests.

- 2. The optical connection to a sensor chip must be low-cost and robust. As the optical interface must be accurate within a few microns, this poses a challenge. We have developed a tool in which we can simply click our sensor chip to establish a multi-channel optical connection, and which can be miniaturized from the current desk top size to the envisioned mobile phone size. We aim to test the tool in practice with our new chip design.
- We have incorporated various types of interferometers, with the aim to reduce the cost of the sensor read-out optics.

Results

We designed a wide variety of ring resonators for different applications, which all worked as intended. Furthermore, the interferometers worked well, and provided useful information on how to push these devices to their limits in a next iteration. We also found that our desktop optical coupling tool is extremely convenient, and it is already being used in different labs for biochemical experiments. A lab analyst can independently use this setup after only a 1-hour training.

Why Europractice?

Prior to this participation, we have participated in other Europractice MPWs in similar technology, and were very content with the results. Moreover, it is one of the few routes, if not the only route, to access this technology for a reasonable price. We are very interested in the technology development which is currently ongoing in the Europractice context, and we intend to include advanced devices in our future designs.

References


S.M.C. Abdulla, B.M. de Boer, J.M. Pozo, J.H. van den Berg, A. Abutan, R.A.J. Hagen, D.M.R. Lo Cascio, P. J. Harmsma, "Sensing platform based on micro-ring resonator and on-chip reference sensors in SOI", to be published in SPIE photonics west 2014, February 1-6, 2014, San Francisco, USA.

Abdulla, S.M.C., De Boer, B, Pozo, J.M, S.M.C., Lo Cascio, D., Harmsma, P., "SOI and InP based on-chip 3x3 interferometers for wavelength interrogation", Proc. IEEE Photonics Society Benelux, 25-26 November, Eindhoven, The Netherlands, pp 69-72, 2013.



'click-and-measure' optical coupling setup.

MEMSCAP



Testing and Calibration Structures for Piezoresistive Transducers and Varactors

Institute for Applied Microelectronics (IUMA), University of Las Palmas de Gran Canaria, 35017 Las Palmas de Gran Canaria, Spain

Contact: Juan A. Montiel–Nelson E-mail: montiel@iuma.ulpgc.es Technology: MEMSCAP, MetalMUMPs Process

Introduction

Due to variations in manufacturing of MEMS devices some test structures are provided for developing calibration techniques and obtaining accurate physical models –including process dispersion. By using Metal-MUMPS process form MEMSCAP, 22 membranes –each one includes a varactor and four piezoresistive transducers– and 2 RF switches are implemented. The obtained results are used for accurate design and simulation of accelerometers and RF switches in this technology.

Description

The stress profile of each diaphragm, for an equivalent operating pressure of 25 KPa, has been studied for the effective placement of the piezoresistors and varactors. Using both AN-SYS and CoventorWare, an extensive analysis of the mechanical and electrical behavior of the membrane has been obtained by using multi-physics solvers. For a square shaped polysilicon membrane encapsulated by two nitride layers (MetalMUMPs process), the stress distribution along X-X' and Y-Y' have been calculated. Taking into account the previews results, and varying the offset of the piezoresistors along both x and y axis from the diaphragm edge to center, it is possible to detect the position where resistance values experience the maximum change without affecting to sensor linearity, which means the maximum sensitivity.

The testing structures include a capacitive sensor (varactor) made with MetalMUMPs process, which is an electroplated nickel micromachining process on a single silicon wafer and where polysilicon (Poly) layer has been used as both capacitive and piezoresistive sensor. Though piezoresistors have been isolated from the rest of the Poly, they also suffer strain due to the fact that upper and lower nitride layers experiment deflection when a voltage is applied to the capacitor in Poly on the central diaphragm. Fig. 1 illustrates the chips that have been fabricated. As it is shown, the final design has been implemented for different sizes in order to check experimentally the relationship among performance, scaling and die dispersion.

In order to get measures and to apply voltage to the devices, some connectors have been used, which link the device terminals to probe station for parametric testing. The contribution of the probe pads both in resistance and capacitance has been considered and compensated. On the other hand, the perforation for release etch has been considered during previous analysis.

Why Europractice?

For small volume MEMS production EUROPRACTICE offers an excellent solution both in the frequency of MPW runs (*mini@sic* program) as in price and tools needed for the design. Therefore, it offers not only the opportunity for research institutes and universities to manufacture designs of prototypes with relevant innovations but also improving DFM techniques and models.

Acknowledgments

This work was funded by project BAT-TLEWISE (TEC2011-29148-C02-01) of the Spanish Ministry of Economy and Competitiveness. We thanks the Europractice staff at IMEC for providing an excellent service and technical support.

> List of Customers per country and number of designs they have sent in for MPW fabrication

CUSTOMER	TOWN NU	ımber	CUSTOMER	TOWN Nur	nber
	of	ASICs		of A	SICs
Algeria			Neurotech	Louvain-la-Neuve	2
CDTA	Algiers		O-Star Test ny	Brugge	2
	Algicio	•	SDT International	Bruxelles	-
Australia			SEBA Service N.V.	Grimbergen	
Edith Cowan University	Joondalup	п	SIEMENS ATEA	Herentals	2
La Trobe University	Bundoora, Victoria		SIPEX	Zaventem	4
Monash University	Clayton	6	Societe de Microelectronique	Charleroi	-
Motorola Australian Ressearch Centre	Botany	-	Universite Catholique de Louvain	Louvain-la-Neuve	18
Royal Melbourne Institute of Technology (RMIT)	•		Universiteit Gent	Gent	101
University of Adelaide	Adelaide		University of Antwerp	Wilrijk	3
University of New South Wales	Sydney	10	Vrije Universiteit Brussel	Brussels	91
University of Sydney	Sydney	2	Xenics	Leuven	,
University of Western Australia	Crawley	-			-
		-	Brazil		
Austria			State University of Campinas – CenPRA	Campinas	29
A3Pics	Vienna		CPqD - Telebras	Campinas	- 7
ARC Seibersdorf Research	Vienna	5	Genius Instituto de Tecnologia	Manaus - Amazonas	
austriamicrosystems	Unterpremstaetten	-	Centro de Tecnologica da Informacao		5
Austrian Academy of Sciences	Wiener Neustadt	· /4·	Renato Archer Brasil	Sao Paulo	4
Austrian Aerospace	Vienna	2	Federal University of Minas Gerais (UFMG)	Belo Horizonte	3
Austrian Institute of Technology - AIT	Vienna	-	University Federal Pernambuco	Recife	8
Carinthia Tech Institute	Villach-St.Magdale		UNESP/FE-G	Guaratingueta – SP	3
Fachhochschule Technokum Kaernten	Villach-St.Magdale		UNICAMP- University of Campinas	Campinas, SP	34
FH Joanneum Graz	Graz	-11 -4	Universidade de Sao Paulo	Sao Paulo-SP	31
IEG	Stockerau			Suo ruulo Sr	
Johannes Keppler University	Linz	3	Bulgaria		
MED-el	Insbruck	2	Technical University of Sofia	Sofia	,
Riegl Laser Measurement System	Horn	4	reclinical oniversity of solia	Jojia	4
Securiton	Wien	4	Canada		
TU Graz	Graz	4	Canadian Microelectronics Corporation	Kingston, Ontario	21
TU Wien	Vienna	4 19	Epic Biosonics	Victoria	
University of Applied Sciences Technikum Wien		19	NanoWattICs	Quebec	4
oniversity of Applied Sciences reclinicant wien	Vieinia		Queens University	Kingston, Ontario	÷
Belarus			Scanimetrix	Edmonton	12
NTLab	Minsk	•		Waterloo	12
NILAD	MITISK	9	TBI Technologies	Edmonton	
Belgium			University of Alberta		•
•	Hoboken		University of Toronto	Toronto Waterloo	і 6
Antwerp Space		4	University of Waterloo	waterioo	•
Audax Technologies	Leuven Heverlee	1	China		
AnSem Recommission internet in a list		3		Have Keye	
Browning International SA	Herstal		Beelab Semiconductor	Hong Kong	
Caeleste	Antwerp Machalan	1	Dept.Computer Science and Technology	Beijing	1
Cochlear Technology Centre Europe	Mechelen	9	Fudan University	Shanghai Bailing	2
ED&A	Kapellen Brussele	3	Hirain	Beijing	1
	Brussels	52	Microelectronics Center	Harbin Chatia Hana Kana	1
Université de Mons, Faculte Polytechnique	Mons	9	The Chinese University of Hong Kong	Shatin-Hong Kong	44
FillFactory	Mechelen	2	University of Macau	Macau	8
ICI - Security Systems	Everberg	6	The Chinese Univ. of Hong Kong - ASIC Lab	Hong Kong	17
ICSense	Leuven	1	Hong Kong University of Science and Technology		28
IMEC	Leuven	218	Zhejiang University	Yuquan	I
K.U. Leuven	Heverlee	148	Xi'an Inst. of Optics & Precision Mechanics (CAS)	Xi'an	I
Katholieke Hogeschool Brugge-Oostende	Oostende	23			
KHLim	Diepenbeek	9	Costa Rica		
КНК	Geel	13	Instituto Tecnologico de Costa Rica	Cartago	I
KIHA	Hoboken	2			
Macq Electronique	Brussel	I	Croatia		
			University of Zagreb	Zagreb	5

33

CUSTOMER	TOWN	Number of ASICs	CUSTOMER		umber ASICs
Cyprus			ENSEA	Cergy Pontoise	2
University of Cyprus	Nicosia	2	ENST Paris	Paris	2
oniversity of cyprus	Nicosia	2	ESIEE	Noisy Le Grand	3
Czech Republic			IN2P3 - LPNHE - Universites 6 et 7	Paris Cedex 5	5 9
ASICentrum s.r.o.	Praha 4	6	Institut des Sciences Nucleaires	Grenoble	5
Brno University of Technology	Brno	18	Institut de Physique Nucleaire	Villeurbanne	, , , , , , , , , , , , , , , , , , ,
Czech Technical University-FEE			Institut Sup. d Electronique de Bretagne	Brest	2
Institute of Physics ASCR	Prague	9	IRAP	Toulouse	2
institute of Physics Asck	Prague	2	ISEN Recherche	Lille cedex	
Denmark			LAAS/CNRS	Toulouse	5 9
Aalborg University	Aalborg	F 1	LAAS/ CIVES Labo PCC CNRS/IN2P3	Paris cedexo5	2
Aalto University	Aalto	51	Laboratoire de l Accelerateur Lineaire	Orsay	6
Algo Nordic A/S	Copenhagen	9	Laboratoire de Physique des Plasmas, LPP	Saint-Maur des Fos	
Bang & Olufsen	Struer		LAPP	Annecy-le-Vieux	
DELTA	Hoersholm	4	LEA	Cesson Sevigne	7
GN-Danavox A/S	Taastrup		LEPSI	Strasbourg	
Microtronic A/S	Roskilde	4		Palaiseau	15
Oticon A/S	Hellerup		Ecole Polytechnique route de Saclay , LPP LETI-CEA	Grenoble	
	Frb.	14			4
PGS Electronic Systems Techtronic A/S	Roskilde	I		Montpellier	2
		1	Midi Ingenierie MXM Laboratories	Labege Vallauris	1
Technical University of Denmark Thrane&Thrane	Lyngby	13			3
Inranečinrane	Lyngby	I	NeoVision France NXP Semiconductor	Bagneux	3
Found				Caen	2
Egypt	6		PMIPS - IEF	Orsay	2
American university of Cairo	Cairo	1	SODERN	Limeil-Brevannes	2
Bahgat Group - IEP	Cairo	4	ISAE	Toulouse Cedex	17
make with			Supelec	Gif-sur-Yvette	3
Estonia			TTPCOM	Sophia Antipolis	I
Tallinn Technical University	Tallinn	I	Universite Joseph Fourier	Grenoble	I
et al cond			Universite Louis Pasteur - InESS	Strassbourg	2
Finland			Universite Pierre et Marie Curie	Paris	4
Aalto University	Espro	I	Vision Integree	Nogent sur Marne	3
Detection Technology Inc.	Li	I			
Fincitec Oy	Oulu	4	Germany		
Kovilta Oy	Salo	I	Acam	Stutensee	1
Helsinki University of Technology	Espoo	9	AEG infrarot-module		I.
Nokia Networks	Espoo	2	Albert-Ludwig University - IMTEK	Freiburg	3
Tampere University of Technology	Tampere	8	ALV-Laser Vertriebsgesellschaft mbH	Langen	I
University of Oulu	Oulu	20	austriamicrosystems	Dresden	2
University of Turku	Turku	3	Balluff		I
VTI Technologies	Vantaa	2	Bergische Universitaet Wuppertal	Wuppertal	2
VTT Electronics	Espoo	109	Biotronik GmbH & Co	Erlangen	9
_			Bruker AXS	Karlsruhe	3
France			Bruker Biospin		6
Atmel	Nantes, Cedex 3		Cairos Technologies	Karlsbad	8
C4i	Archamps	14	Comtech GmbH	St. Georgen	3
CCESMAA -IXL	Talence	2	Daimler-Benz AG	Ulm	3
CEA	Grenoble	40	Darmstadt University of Technology	Darmstadt	3
CMP-TIMA	Grenoble	7	Dr. Johannes Haidenhain		I.
CNES	Toulouse Cedex	•	ESM Eberline	Erlangen	I
CPPM	Marseille	2	ETA	Erlangen	I.
Dibcom	Palaiseau	I	Fachhochschule Aalen	Aalen	3
Dolphin Integration	Meylan	4	Fachhochschule Aschaffenburg	Aschaffenburg	3
EADS Defense&security		I	Fachhochschule Augsburg	Augsburg	I
ELA Recherche	Meylan	4	Fachhochschule Brandenburg	Brandenburg	13

CUSTOMER		Number of ASICs	CUSTOMER	TOWN	Number of ASICs
Fachhochschule Bremen	Bremen	3	Max Planck Institute	Munchen	12
Fachhochschule Darmstadt	Darmstadt	9	MAZ Brandenburg	Brandenburg	2
Fachhochschule Dortmund	Dortmund	3	Med-El GmbH	•	ı
Fachhochschule Esslingen	Goeppingen	2	MEODAT	Ilmenau	2
Fachhochschule Furtwangen	Furtwangen	6	Metzeler Automotive		3
Fachhochschule Giessen-Friedberg	Giessen	16	MPI-Halbleiterlabor	Munich	2
Fachhochschule Koeln	Gummersbach	3	NeuroConnex	Meckenheim	2
Fachhochschule Mannheim	Mannheim	3	Optek Systems Innovations		I.
Fachhochschule Nuernberg	Nuernberg	1	OPTRONICS		ı
Fachhochschule Offenburg	Offenburg	29	Phisikalisches Institut	Bonn	2
Fachhochschule Osnabrueck	Osnabrueck	4	Preh Werke	NA	2
Fachhochschule Pforzheim	Pforzheim	ı	Rechner Industrieelektronik GmbH		ı
Fachhochschule Ulm	Ulm	18	Rohde & Schwarz	München	2
Fachhochschule Wilhelmshaven	Wilhelmshaven	ı	Ruhr-University Bochum	Bochum	8
Fachhochschule Wuerzburg	Wuerzburg	1	RWTH Aachen	Aachen	53
FAG-Kugelfischer	Schweinfurt	3	Scanditronix Wellhöfer	NA	3
FH Hannover	Hannover	5	Schleicher GmbH & Co Relais-Werke KG		ı
FH Karlsruhe	Karlsruhe	1	Schleifring und Apparatebau GmbH		3
FH Niederrhein	Krefeld	5	Seuffer	Calw-Hirsau	5
FH-Münster	Steinfurt	1	Sican Braunschweig GmbH	Braunschweig	1
FORMIKROSYS	Erlangen	2	Siemens	·	4
Forschungszentrum Juelich GmbH	Juelich	2	Technical University Ilmenau	Ilmenau	75
Fraunhofer Heinrich - Hertz	Berlin	30	Technical University of Berlin	Berlin	
Fraunhofer IIS	Erlangen	249	Technische Hochschule Mittelhessen	Friedberg	ı
Fraunhofer institute silicontechnology	Itzehoe	18	TESAT-Spacecom	Backnang	3
Fraunhofer IPMS	Dresden	6	Trias	Krefeld	ı
Fraunhofer ISC		ı	Trinamic	Hamburg	ı
Friedrich-Schiller-University	Jena	3	TU Berlin	Berlin	16
GEMAC	Chemnitz	7	TU Braunschweig	Braunschweig	18
Gesellschaft für Schwerionenforschung	Darmstadt	44	TU Chemnitz	Chemnitz	12
Geyer	Nuernberg	6	TU Darmstadt	Darmstadt	18
GMD	St. Augustin	ı	TU Dresden	Dresden	31
Hella	-	I I	TU Hamburg-Harburg	Hamburg	54
Helmholtz Zentrum München	Munchen	1	Universitaet Dortmund	Dortmund	2
Hochschule TWG	Konstanz	2	Universitaet Duisburg - Essen	Duisburg	2
Hyperstone AG	Konstanz	1	Universitaet Hannover	Hannover	14
iAd GmbH	Grosshabersdorf	· · ·	Universitaet Kaiserslautern	Kaiserslautern	21
IHP	Frankfurt(Oder)	1	Universitaet Paderborn	Paderborn	14
IIP-Technologies GmbH	Bonn	6	Universität Rostock	Rostock	8
IMKO Micromodultechnik GmbH	Ettlingen	3	University of Bonn	Bonn	12
IMMS	Ilmenau	3	University of Bielefeld	Bielefeld	I
IMST GmbH	Kamp-Lintfort	4	University of Bremen	Bremen	38
INOVA Semiconductor	Munich	I.	University of Erlangen-Nuernberg	Erlangen	37
Institut fuer Mikroelectronik Stuttgart	Stuttgart	2	University of Freiburg	Freiburg	п
Institut fur Mobil- und Satellitenfunktechnik	Kamp-Lintfort	10	University of Hamburg, HAW - Applied Sciences	Hamburg	2
Institute for Integrated Systemes	Aachen	I I	University of Heidelberg	Heidelberg	93
Institute of Microsystem Techology	Freiburg	2	University of Kassel	Kassel	5
Jakob Maul GmbH	Bad Koenig	г	University of Magdeburg	Magdeburg	13
JohWolfgang-Goethe-Universitaet	Frankfurt	5	University of Mannheim	Mannheim	36
Johannes Gutenberg-Universitaet	Mainz	9	University of Munich	Munich	I
Karlsruher Institut fuer Technologie (KIT)	Karlsruhe	г	University of Oldenburg	Oldenburg	I
KVG Quatrz Crystal	Neckarbisch	г	University of Saarland	Saarbruecken	4
Lenze GmbH	Aerzen	2	University of Siegen	Siegen	18
LHR Comtech	St. Georgen	г	University of Stuttgart	Stuttgart	I
MAN	Nüremberg	г	University of Ulm	Ulm	36
Marquardt GmbH	Rietheim-Weilhe	im ı	Vishay semiconductor	Heilbronn	2

CUSTOMER	TOWN	Number of ASICs	CUSTOMER		nber \SICs
Wellhoeffer	Schwarzenbruc	k 2	Ireland		
Work Microwave GmbH	Holzkirchen	··· -	ChipSensors Ltd	Limerick	3
		·	Cork Institute of Technology	Cork	4
Greece			Duolog LtD	Dublin	2
ACE Power Electronics LTD	AG Dimitrios		National University of Ireland	Kildare	3
Aristotle Univ. of Thessaloniki	Thessaloniki	12	Farran Technology	Ballincollig	1
Athena Semiconductors SA	Alimos - Athens		Tyndall National Institute	Cork	20
Crypto SA	Marousi	· -	Parthus Technologies (SSL)	Cork	7
Datalabs	Athens		TELTEC	Cork	,
Democritus University of Thrace	Xanthi	6	University College Cork	Cork	15
Found, for Research and TechnHellas	Heraklion	-	University of Limerick	Limerick	17
InAccess	Athens		Waterford Institute of Technology	Waterford	.,
HELIC SA	Athens				•
Hellenic Semiconductor Applications	Athens	2	Israel		
Intracom	Paiania	-	CoreQuest	Petach Tikva	2
National Tech. Univ. of Athens	Athens	16	Check - Cap Ltd	Isfiya	-
NCSR	Athens	23	DSP Semiconductors	Givat Shmuel	
NTNU	n/a	2	Technion - Israel Institute of Techn.	Haifa	
RETECO LTD.	Athens	2	Tel Aviv University	Tel Aviv	4
	Crete	-		Tel Aviv	•
Technical University of Crete		1	Italy		
Technological Educational Institute of Chalkis		3	· · · · · · · · · · · · · · · · · · ·	124 multa	
Unibrain SA	Athens	1	Alcatel Alenia	L'Aquila	1
University of IONNINA	Ioannina Dia Datua	2	Agemont	Amaro	2
University of Patras - VLSI Laboratory	Rio - Patras	24	Alimare SRL	Favria Canavese (Tori	•
			Aurelia Microelettronica S.p.A.	Navacchio PISA	18
Hungary			BIOTRONIC SRL	San Benedetto	I
Hungarian Academy and Science	Budapest	2	Cesvit Microelettronica s.r.l.	Prato	2
Peter Pazmany Catholic University	Budapest	5	DEEI - University of Trieste	Trieste	2
Computer and Automation Inst.	Budapest	6	Eye-Tech	Portenone	2
JATE University	Szeged	I	Fondazione Bruno Kessler	Trento	57
			Fondazione CNAO	Pavia	I
India			INFN	Bari	I
Bengal Engineering and Science University	Shibpur	I	INFN	Bologna	I
Birla Institute of Technology and Science	Pilani	I	INFN	Cagliari	I
CEERI	Pilani	9	INFN	Catania	15
College of Eng. Guindy Anna Univesity	Chennai	2	INFN	Ferrara	I
Concept2Silicon Systems	Bangalore	I	INFN	Genova	2
Electronics Corporation of India	Hyderabad	19	INFN	Milano	12
Indian Institute of Science	Bangalore	25	INFN	Padova	4
Indian Institute of Technology - Bombay	Mumbai	18	INFN	Pisa	I
Indian Institute of Technology - Gandhinagar	Gandhinagar	I	INFN	Roma	6
Indian Institute of Technology - New-Dehli	New Dehli	25	INFN	S.Piero a Grado (PIS/	A) 2
Indian Institute of Technology, Kanpur	Assam	3	INFN	Torino	8
Indian Institute of Technology, Kharagpur	Kharagpur	13	INFN	Trieste	п
Indian Institute of Technology - Madras	Chennai	44	Instituto di Sanita	Roma	4
Indian Institute of Science	New Dehli	6	IIT Genova	Genova	ī
Integrated Microsystem	Gurgaon	I	IIT Torino	Torino	4
National Institute of Technology, Hyderabad	Hyderabad	2	ISE	Vecchiano	Т
National Institute of Technology, Karnataka	Surathkal	I	Italian Institute of Technology	Genova	10
National Institute of Technology Trichirappalli	Trichirappalli	I	LABEN S.p.A.	Vimodrone (MI)	3
National Institute of Technology Warangal	Warangal	I.	Microgate S.r.L	Bolzano	5
SITAR	Bangalore	28	Microtest	Altopascio	1
TIFR	Colaba	I	Neuricam	Trento	3
VECC	Kolkata	6	Optoelettronica Italia	Terlago	1
			Politecnico di Bari	Bari	8
					2

CUSTOMER	TOWN	Number of ASICs	CUSTOMER	TOWN	Number of ASICs
Politecnico di Torino	Torino	7	Lebanon		
Scuola Superiore Sant'Anna	Pisa	4	American university of Beirut	Beirut	ı
Silis s.r.l	Parma	4	American university of Benut	Benut	
Sincrotrone Trieste SCpA	Trieste	3	Lithuania		
SITE Technology s.r.l.	Oricola	3	Kaunas University of Technology	Kaunas	1
SYEL S.r.l.	Pontadera		Radius oniversity of recimology	Raunas	•
Universita degli Studi Dell Aquila	L Aquila	3	Malaysia		
Universita di Torino	Torino	3 7	MIMOS	Kuala Lumpur	ı
Università degli Studi di Ancona	Ancona	4	SunSem Sdn. Bhd.	Kuala Lumpur	
Universita degli Studi di Firenze	Firenze	-	University of Technology	Skudaj	
Universita della Calabria	Arcavacata di	-		Shudui	•
Universita di Cagliari	Cagliari	18	Malta		
Universita di Catania	Catania	38	University Of Malta	Msida	16
University of Bologna	Bologna	31			
University of Brescia	Brescia	J. 12	Mexico		
University of Genova	Genova	15	INAOE	Puebla	32
University of Milano-Bicocca	Milano	4	Universidad Autonoma de Baja California	Tijuana	
University of Modena and Regio Emilia	Modena	4	Universidad Autonoma de Puebla	Puebla	
University of Naples	Napoli	7			-
University of Padova	Padova	30	Netherlands		
University of Parma	Parma	13	Aemics	Hengolo	8
University of Pavia	Pavia	18	ASTRON	Dwingeloo	-
University of Perugia	Perugia	7	Catena Microelectronics BV	Delft	
University of Pisa	Pisa	29	Cavendish Kinetics	's Hertogenboso	
University of Rome La Sapienza	Roma	2	Delft University of Technology	Delft	192
University of Rome Tor Vergata	Roma	10	ESA - ESTEC	AG Noordwijk Z	•
University of Salento	Lecce	5	GreenPeak Technology	Utrecht	12
University of Siena	Siena	2	Hogeschool Heerlen	Heerlen	
XGLab	Milano	8	IMEC-NL	Eindhoven	51
		_	Intrinsic-ID	Eindhoven	, 1
Japan			Lucent Technologies Nederland BV	Huizen	
MAPLUS	Kitsuki-City		Mesa Research Institute	Twente	5
Marubeni Solutions	Osaka		NFRA	Dwingeloo	1
Hokkaido University	Sapporo	23	Nikhef	Amsterdam	5
Kobe University	Kobe	9	Smart Telecom Solutions		1
Rigaku Corporation	Tokyo	7	Sonion	Amsterdam	3
Tokyo Institute of Technology	, Tokyo		SRON	Utrecht	13
Yamatake	, Kanagawa	I	Technische Universiteit Eindhoven	Eindhoven	49
	5		TNO - Delft	Delft	
Korea			TNO - FEL	The Hague	18
3SoC Inc.	Seoul	I	TNO Industrie	Eindhoven	I
Electronics & Telecommunications Research Inst.	Taejon	2	University of Amsterdam	Amsterdam	I
JOSUYA TECHNOLOGY	Taejon	I	University of Twente	Enschede	5
KAIST	Daejeon	4	Xensor Integration	Delfgauw	3
Korean Elektrotechnology Research Institute	Changwon	I	-		
Macam Co., Ltd	Seoul	2	New Zealand		
M.I.tech Corp.	Gyeonggi-do	I	Industrial Research Ltd	Lower Hutt	4
Nurobiosys	Seoul	10	Massey University	Albany	
Radtek	Yusung-Ku, Da	aejeon 1			
Samsung Advanced Institute of Technology	Yongin-si Gye		Norway		
Samsung Electro-Mechanics	Suwon	1	AME As	Horten	ı
Seoul National University	Seoul	8	IDE AS	Oslo	2
Seloco	Seoul	49	Interon	Asker	19
SoC86II	Gyeonggi-do	3	Nordic VLSI	Trondheim	38
SML	Seoul	7	Norwegian Institute of Technology	Trondheim	22
			Novelda	Oslo	I

CUSTOMER	TOWN	Number of ASICs	CUSTOMER	TOWN	Number of ASICs
		OJ ASICS			OJ ASICS
Nygon	Asker	Т	University of Nis	Nis	2
SINTEF	Trondheim	19			
University of Bergen	Bergen	6	Singapore		
University of Oslo	Oslo	89	Agilent	Singapore	2
Vestfold University College	Tonsberg	2	DSO National Laboratories	Singapore	6
			Nanyang Technology University	Singapore	6
Poland					
AGH University of Science and Technology	Krakow	89	Slovakia		
Institute of Electron Technology	Warsaw	49	Inst. of Computer Systems	Bratislava	I
Military University of Technology	Warsaw	2	Slovak University of Technology	Bratislava	5
Technical University of Gdansk	Gdansk	10			
Technical University of Lodz	Lodz	10	Slovenia		
University of Mining and Metallurgy	Krakow	24	Iskraemeco d.d.	Kranj	19
University of Technology & Agriculture	Bydgoszcz	I	NOVOPAS	Maribor	I
University of Technology - Poznan	Poznan	2	University of Ljubljana	Ljubljana	8
Warsaw University of Technology	Warsaw	20	University of Maribor	Maribor	I
Portugal			South Africa		
Acacia Semiconductor	Lisboa	6	Solid State Technology	Pretoria	8
Chipidea	Oeiras	22	University of Pretoria	Pretoria	34
INESC	Lisboa	40			
INETI	Lisboa	I	South America		
Instituto de Telecomunicacoes	Lisboa	35	CNM/Iberchip		74
Instituto Superior Tecnico	Lisboa	6			
Universidade de Aveiro	Aveiro	19	Spain		
University of Minho	Guimaraes	8	Acorde S.A.	Santander	30
University of Porto	Porto	16	Anafocus	Sevilla	2
ISEL-IPL	LIsboa	I	Arquimea Ingenieria	Madrid	I
University of Tras-os-Montes e Alto	Vila Real	3	CIEMAT	Madrid	I
Universidade Nova de Lisboa - Uninova	Caparica	13	CNM	Bellaterra	89
			Design of Systems on Silicon	Paterna	7
Puerto Rico			EUSS	Barcelona	I
University of Puerto Rico	Mayaguez	I	Facultad de Informática UPV/EHU	San Sebastián	2
			Oncovision	Valencia	2
Romania			Technical University of Madrid	Madrid	3
Nat. Inst. for Physics and Nuclear Engineering		I	Univ. Las Palmas Gran Canaria	Las Palmas de Gra	in Canaria 22
Polytechnic inst. Bucharest	Bucharest	2	Universidad Autonoma de Barcelona	Barcelona	18
Burnts			Universidad Carlos III Madrid	Madrid	I
Russia			Universidad de Cantabria	Santander	34
Budker Institute of Nuclear Physics	Novosibirsdk	2	Universidad de Extremadura	Badajoz	28
IPMCE JSC "NTLAB"	Moscow	3	Universidad de Navarra	San Sebastian	36
•	Moscow Moscow	2	Universidad de Santiago de Compostela	Santiago de Co Bilbao	-
Moscow Institute of Electronic Technology		5	Universidad del País Vasco		3
Moscow Institute of Physics and Technology	Moscow Moscow	4	Universidad Politecnica de Cartagena Universidad Politecnica de Madrid	Cartagena Madrid	4
Moscow Engineering Physics Institute N.I. Lobachevsky State Univ		15 Id 8	Universidad Publica de Navarra	Pampiona	2 16
SRIET-SMS CJSC	Nizhni Novgoro Voronezh	6	Universitat de Barcelona	Barcelona	
University St Petersburg	St Petersburg		Universitat Illes Balears	Palma Mallorca	50
Vladimir State university	Vladimir	4	Universitat Politecnica de Catalunya	Barcelona	a 3 47
viaainin state aniversity	via a lini		Universitat Ramon Llull - La Salle	Barcelona	+/ I
Saudi Arabia			Universitat Rovira i Virgili	Tarragona	2
King Abdullah Univ. of Science and Technology	Thuwal	5	University of Malaga	Malaga	2
King Saud University	Riyadh	5	University of Seville	Sevilla	3 89
any saw onversity	yuun	1	University of Valencia	Valencia	
Serbia and Montenegro			University of Valladolid	Valladolid	3
University of Novi Sad	Novi Sad	I	University of Vigo	Vigo	3
children of the same					3

CUSTOMER		Number of ASICs	CUSTOMER	TOWN	Number of ASICs
Iniversity of Taxa para	7		Senis	Zurich	
University of Zaragoza	Zaragoza	33	Sensima technologies	Nyon	י ד
Sweden			Sensirion	Staefa	7
Aeroflex Gaisler	Goteborg		Sentron AG	Lausanne	7
Bofors Defence AB	Karskoga	2	siemens	Zug	2
Chalmers University	Goteborg	6	Smart Silicon Systems SA	Lausanne	2
Chalmers University of Technology	Gothenburg	66	SUPSI-DIE	Manno	-
Defence Researh Establishment	Linkoping	5	Suter IC-Design AG	Waldenburg	4
Ericsson	Moindal	2	University of Neuchatel	Neuchatel	22
Ericsson Microelectronics	Kista	2	University of Zurich	Zurich	63
Halmstad University	Halmstad	2	Uster Technolgies	Uster	1
Institutet for Rymdfysik	Kiruna	I	Xemics SA - CSEM	Neuchatel	33
Imego AB	Goteborg	I			
Lulea University of Technology	Lulea		Taiwan		
Lund University	Lund	179	Feng Chia University	Taichung	1
Malardalens University	Vasteras	2	National Cheng Kung University	J	
Mid Sweden University	Sundsvall	12	National Sun Yat-Sen University	Kaohsiung	1
Royal Institute of Technology	Kista	37	National Tsing Hua University	Hsinchu	4
RUAG Aerospace Sweden	Goteborg	2			•
SiCon AB	Linkoping	4	Thailand		
Svenska Grindmatriser AB	Linkoping	3	Microelectronic Technologies	Bangkok	2
University of Trollhattan	Trollhattan	3	NECTEC	Bangkok	36
University of Linköping	Linköping	157		•	
Uppsala University	Uppsala	п	Turkey		
			ASELSAN	Ankara	I
Switzerland			Bahcesehir Universitesi	Istanbul	ı
Agilent Technologies	Plan-les-Ouates	2	Bilkent University	Ankara	6
Asulab SA	Marin	22	Bogazici University	Istanbul	18
austriamicrosystems		2	Istanbul Technical University	Istanbul	27
Bernafon	Bern	I.	Kardiosis	Ankara	I
Biel School of Engineering	Biel	9	KOC University	Istanbul	I
CERN	Geneva	26	Kocaeli University	Izmit	I
CSEM	Zurich	59	Middle East Technical Univ.	Ankara	п
CT-Concept		9	Sabanci University	Istanbul	21
Ecole d'ingenieurs de Geneve	Geneve	I	Tubitak Bilten	Ankara	4
Ecole d'ingenieurs et d'Archtectes	Fribourg	7	Yeditepe University	Istanbul	9
EPFL IMT ESPLAB	Neuchatel	20			
EPFL Lausanne	Lausanne	308	United Kingdom		
ETH Zurich	Zurich	163	Aberdeen University	Aberdeen	1
HMT Microelectronics Ltd	Biel/Bienne	3	Barnard Microsystems Limited	London	2
Hochschule Rapperswill	Rapperswill	I	Bournemouth University	Poole	3
HTA Luzern	Horw	2	Bradford University	Bradford	7
HTL Brugg-Windisch	Windisch	2	Brunel university	Uxbridge	I
id Quantique	Carouge	19	Cadence Design Systems Ltd	Bracknell	I
Innovative Silicon S.A.	Lausanne	I	Cambridge Consultants Ltd.	Cambridge	3
Institut MNT	Yverdon-les-Bai	ns ı	Cardiff University	Cardiff	5
Institute of Microelectronics,			CCLRC - RAL	Oxon	58
Uni. of Applied Sciences Northwest		2	CML Microcircuits Ltd.	Maldon	19
University of Applied Sciences HES-SO	Valais	2	Control Technique	Newtown	4
Landis + Gyr AG		I	Data Design & Developmentsq	Stone	I
Leica Geosystems	Heerbrugg	I	Dukosi	Edinburgh	2
LEM	Plan-les-Ouates	3	Edinburgh University	Edinburgh	71
MEAD Microelectronics S.A.	St-Sulpice	2	ELBIT Systems Ltd.		I
MICROSWISS	Rapperswil	2	Epson Cambridge research lab	Cambridge	2
Paul-Scherrer-Institute	Villigen	18	Heriot-Watt University	Edinburgh	2
Photonfocus	Lachen	3	Imperial College	London	61

CUSTOMER		umber ASICs	CUSTOMER		nber SICs
				· ·	
Jennic Ltd	Sheffield	I	Boston university	Boston	14
K.J. Analogue Consulting	Malmesbury	1	Brookhaven National Laboratory	Upton, NY	I
King's College London	London	-	Carnegie Mellon University	Pittsburgh	1
Lancaster University	Lancaster	7	Columbia University	Irvington, New York	
Leicester University	Leicester	1	Discera Pula Haimatita	P	1
Middlesex University	London	6	Duke University	Durham	1
Napier University	Edinburgh	4	Eutecus Inc	Berkeley	3
National Physical Laboratory Nokia Research Center	Teddington	3	Exelys llc	Los Angeles	2
Nokia kesearch Center Nortel	Cambridge	2	Flextronics	Sunnyvale	1
Norrei Plextek Ltd	Harlow		Forza Silicon Corporation	Pasadena Faut Museu	-
	Essex	4	Fox Electronics	Fort Myers	5
Polatis	Cambridge	I	Future Devices	Ntelescon	1
Positek Limited	Glos	1	General Electric	Niskayuna	3
Roke Manor Research Ltd.	Southampton		Glacier Microelectronics	San Jose	I
Saul Research	Towcester	22	Goddard Space Flight Center, NASA	Greenbelt Cross Plains	1
Sheffield Hallam University	Sheffield Ediabarah	I	Intellectual Property, LLC		I
Sofant Technologies	Edinburgh	I	Intrinsix	Fairport	1
Swansea University	Swansea	1	lwatsu	Irving Newark	4
Swindon Silicon Systems Ltd	Swindon	3	Kaiam Corporation		2
Tality	Livingston	-	Lawrence Berkeley National Laboratory	Berkeley	6
The Queens University of Belfast	Belfast	5	Linear Dimensions, Inc.	Chicago	1
The University of Hull	Hull	1	Micrel Semiconductor	San Jose	
The University of Liverpool UMIST	Liverpool Manchester	14	Microchip Technology MIT - Lincoln Lab	Combuidan	1
	London	57	MOSIS	Cambridge	28
University College London-UCL		2		Marina del Rey, CA Portland	56 8
University of Bath	Bath Birry in show	28	Neofocal Systems	Riverside	-
University of Birmingham	Birmingham	6	Nova R&D		3
University of Brighton	Brighton	1	Omega Optics	Austin Rocklin	1
University of Bristol	Bristol	4	Parallax Inc.	Andover	2
University of Cambridge	Cambridge	32	Philips Medical Systems		1
University of Dundee	Dundee	1	PhotonIC Corporation	Culver City	
University of East London	London	1	Princeton University Purdue University	Princeton, NJ	4
University of Glasgow	Glasgow	43		Lafayette	1
University of Hertfordshire	Hatfield	1	Rockwell Scientific	Thousand Oaks, CA	13
University of Kent	Canterbury	14	Signal Processing Group	Chandler Meno Park	
University of London	London	38	Stanford Linear Accelerator		
University of Newcastle upon Tyne	Newcastle upon Ty		Symphonix	San Jose	5
University of Nottingham	Nottingham	42	Tachyon Semiconductor	Naperville, IL Conto Mana	2
University Of Oxford	Oxford	28	Tekwiss USA, Inc	Costa Mesa	2
University of Plymouth	Plymouth	2	Telemetric Medical Applications Triad Semiconductor	Los Angeles	1
University of Reading	Reading	-		Richardson	1
University of Sheffield	Sheffield Southamaton	7	TU Dallas		3
University of Southampton	Southampton	35	University of California	Santa Cruz	1
University of Stirling	Stirling Cuildford	I A	University of Chicago	Illinois Boulder	3
University of Surrey	Guildford	6	University of Colorado	Boulder Newark	7
University of the West of England	Bristol	2	University of Delaware	Gainesville	3
University of Wales, Aberystwyth	Aberystwyth	5	University of Florida		6
University of Warwick	Coventry	5	University of Maryland - Joint Quantum Inst.	•	3
University of Westminster	London	7	University of Pennsylvania	Philadelphia, Pa.	2
University of York Walmslow (microalactronics) Ltd	Heslington	1	University of Texas at Austin	Austin	30
Walmsley (microelectronics) Ltd	Edinburgh	I	University of Washington	Seattle	2
			USRA	Washington	-
USA	Phase		Vectron International Inc.	Hudson NH	5
Analog	Phoenix -	ا 22	Xerox Yanntek	El Segundo	1
Arizona State University	Tempe			San Jose, CA	5





All information for MPW runs schedule, prices, etc. is available on-line on our WEB site www.europractice-ic.com



limec





This project has received funding from the European Union's Seventh Programme for research, technological development and demonstration under grant agreement No 315961. For more information, please contact one of the EUROPRACTICE service centers.

imec

General EUROPRACTICE IC office & IC Manufacturing Center C. Das Kapeldreef 75 B-3001 Leuven, Belgium Tel : + 32 16 281 248 Fax : + 32 16 281 584 mpc@imec.be http://www.europractice-ic.com/

Fraunhofer IIS

IC Manufacturing Center T. Drischel, J. Sauerer Am Wolfsmantel 33 D-91058 Erlangen, Germany Tel : + 49 9131 776 4463 Fax : + 49 9131 776 4499 europracæiis.fraunhofer.de http://www.iis.fraunhofer.de/asic/svasic