



650 VOLTS

KEY ELECTRICAL SPECS


Symbol	Description	Test Conditions	Min	Typ	Max	Unit
Absolute Maximum Ratings						
BV_{DS}	Drain-Source voltage		650			V
I_D	Pulsed Drain current	1 ms pulse			7.5	A
V_{GS}	Gate-Source voltage				7	V
ON/OFF-State Characteristics						
BV_{DS}	Drain-Source voltage	$V_{GS} = 0\text{ V}$	650			V
I_{DSS}	Drain-Source leakage	$V_{GS} = 0\text{ V}, V_{DS} = 650\text{ V}$ $T = 25^\circ\text{C}$		100	1000	nA/mm
	Drain-Source leakage	$V_{GS} = 0\text{ V}, V_{DS} = 650\text{ V}$ $T = 150^\circ\text{C}$		50	500	$\mu\text{A/mm}$
I_{GSS}	Gate reverse leakage	$V_{GS} = 0\text{ V}, V_{DS} = 650\text{ V}$ $T = 25^\circ\text{C}$		50	500	nA/mm
R_{DS-ON}	Drain-Source ON resistance	$V_{GS} = 7\text{ V}, V_{DS} = 0.1\text{ V}$ $T = 25^\circ\text{C}$		14	18	$\Omega\cdot\text{mm}$
	Drain-Source ON resistance	$V_{GS} = 7\text{ V}, V_{DS} = 0.1\text{ V}$ $T = 150^\circ\text{C}$		30	35	
V_{TH}	Gate threshold voltage	maximum g_m	2.1	2.5	2.9	V
Dynamic Characteristics						
C_{ISS}	Input capacitance	$V_{GS} = 0\text{ V}$ $V_{DS} = 650\text{ V}$ $f = 1\text{ MHz}$		47.2		pF
C_{OSS}	Output capacitance			14.6		pF
C_{RSS}	Reverse transfer capacitance			0.12		pF




Typical I_{DS} vs. V_{DS} curve at $T=25^\circ\text{C}$



Temperature dependence of I_{DS} vs. V_{DS} curve at $V_{GS}=7\text{V}$



Temperature dependence of I_{DS} vs V_{GS} curve at $V_{DS}=0.1\text{V}$



Typical C_{GS} , C_{DS} and C_{GD} vs V_{DS} at $T=25^\circ\text{C}$
Measurements on-wafer (no packaging parasitics included).