

# TSMC TECHNOLOGY OPTIONS

## Common flow for 28 nm and 65 nm mini@sic

We see an increased interest in the TSMC 28 nm and 65 nm mini@sic. To optimise the number of designs on the mini@sic runs, we have defined a **common process flow** shown below. Supporting different process flows for all customer designs is not possible.

**If you are planning to use any different process flow** than shown in the two tables below, please take into account that **your design may end up on the waiting list**, and in the worst case, it may be postponed to the next mini@sic run.

### Recommended 28 nm mini@sic options

<b>Metal Scheme</b>	9M_5X1Y1ZIU UT-ALRDL
<b>Flip-Chip/bumping</b>	Not supported in the common flow. Please contact <a href="mailto:eptsmc@imec.be">eptsmc@imec.be</a> .
<b>Allowed devices</b>	(1) ultra low Vt = {VTUL_N OR VTUL_P} (2) low Vt = {VTL_N OR VTL_P} (3) high Vt = {VTH_N OR VTH_P} (4) ultra high Vt = {UHVT_N OR UHVT_P} Standard devices are by default allowed Contact <a href="mailto:eptsmc@imec.be">eptsmc@imec.be</a> if other Vt's are needed.
<b>SRAM/ ULL SRAM</b>	Not supported in the common flow. Please contact <a href="mailto:eptsmc@imec.be">eptsmc@imec.be</a> .
<b>AP thickness</b>	28kÅ
<b>Backlapping thickness</b>	11 mils
<b>Chip size</b>	The height of the layout (Y-dimension) should be fixed: 1mm, 1.5mm, 2 mm or 2.5mm. The X-dimension of the layout is not fixed (minimum 1mm).




**Important note:**

Always use the T-N28-CR-SP-029 (mmWave ULL) PDK with flavor RF HPC+ 0.9/1.8V.  
 Sub-dicing of multiple sub-chips is not possible.

### Recommended 65 nm mini@sic options

<b>Metal Scheme</b>	1p9m_6x1z1u_MIM_APRDL
<b>Flip-Chip/bumping</b>	Not supported in the common flow. Please contact <a href="mailto:eptsmc@imec.be">eptsmc@imec.be</a> .
<b>AP thickness</b>	14kÅ
<b>MIM Value</b>	2fF/um <sup>2</sup>
<b>Backlapping thickness</b>	11 mils
<b>Chip size</b>	The height of the layout (Y-dimension) should be fixed: 1mm, 1.5mm or 2 mm. The X-dimension of the layout is not fixed (minimum 1mm).



**Important note:**

No deviation possible from MS/RF LP flavor with 1.2V core and 2.5V IO and from MS/RF GP flavor with 1.0V core and 2.5V IO.  
 Sub-dicing of multiple sub-chips is not possible.

## Full list of mini@sic options

Options mini@sic Runs	IO	Core	Remarks
TSMC 0.13µm CMOS High Voltage Mixed Signal based, Low Power, BCD Plus Triple Gate 1.5/3.3/5/10/12/16/20/24/28/36/VG1.5/3.3/5VV	3.3/5V	1.5V	0.13µm BCD/BCD+ MiM Capacitor 1.0ff/µm <sup>2</sup> : Only offered at FAB12
TSMC 65nm CMOS Mixed-Signal/RF, Low Power	2.5V (1.8UD, 3.3OD)	1.2V	
TSMC 40nm CMOS Mixed-Signal/RF, Low Power	2.5V (1.8UD, 3.3OD)	1.1V	Triple gate oxide not supported
TSMC 28nm CMOS RF HPC (+)	1.8V	0.9V	
TSMC 16nm RF FinFET Compact	1.8V	0.8V	

### Important note:

Contact [epstsmc@imec.be](mailto:epstsmc@imec.be) if any of the following options are used: Bumping, MTP/OTP, Deep Trench, High Linearity MiM, Schottky Barrier Diode, ULL N/PMOS. The metal scheme can be chosen from the list below to ensure all verification and extraction (RC) decks are available.

## Metal stacks

Technology	Metalization	Topmetal Mz/Mn	Topmetal Mu
<b>0.13µm HV BCD Plus</b>	6M	lp6m_4x1n_alrdl	/
<b>65 LP</b>	6M	lp6m_4x1z_mim_alrdl	lp6m_3x1z1u_mim_alrdl
			lp6m_4x1u_mim_alrdl
	7M	lp7m_4x2z_mim_alrdl	lp7m_4x1z1u_mim_alrdl
		lp7m_5x1z_mim_alrdl	lp7m_4x1z1u_mim_ut-alrdl
			lp7m_5x1u_alrdl
	8M	/	
9M	lp9m_6x2z_mim_alrdl	lp9m_6x1z1u_mim_alrdl	
		lp9m_6x1z1u_mim_ut-alrdl	
<b>40 LP</b>	6M	lp6m_3x2z_alrdl	/
		lp6m_4x1z_alrdl	
	7M	lp7m_4x2z_alrdl	lp7m_4x1z1u_alrdl
		lp7m_5x1z_alrdl	lp7m_4x1z1u_ut-alrdl
	8M	lp8m_5x2z_alrdl	lp8m_5x1z1u_alrdl
		lp8m_5x2z_ut-alrdl	lp8m_5x1z1u_ut-alrdl
		lp8m_6x1z_alrdl	
	9M	lp9m_6x2z_alrdl	/
		lp9m_6x2z_ut-alrdl	
		lp9m_7x1z_alrdl	
10M	lp10m_7x2z_alrdl	lp10m_7x1z1u_alrdl	
<b>28 HPC+ (use MMWAVE PDK)</b>	7M	lp7m_4x1y1z_alrdl	/
	8M	lp8m_5x2r_alrdl	lp8m_5x1z1u_ut-alrdl
		lp8m_5x2r_ut-alrdl	
9M	/	lp9m_5x1y1z1u_ut-alrdl	
<b>16nm RF FinFET Compact</b>	9M	/	IP9M_2XA1XD3XEIZIU_UT AIRDL

Important note: alrdl = 14kA, ut-alrdl = 28kA