




life.augmented



EUROPRACTICE



## STMicroelectronics 28, 55, 65, 130nm & 0.16 $\mu$ m & Wafer Level Copper Pillars

Picture Source: STMicroelectronics

**EUROPRACTICE-IC provides access to STMicroelectronics CMOS, BiCMOS SiGe and High Voltage Technologies for Multi-Project-Wafer Prototyping and Small Volume Production.**

### Why EUROPRACTICE?

- ▶ Affordable and easy access to Prototyping and Small Volume Production services for academia and industry.
- ▶ MPW (Multi-Project-Wafer) runs for various technologies, including ASICs, Photonics, MEMS and GaN.
- ▶ Advanced packaging, system integration solutions and test services.

### Why STMicroelectronics?

- ▶ Leading European foundry for analog/mixed-signal (MS) semiconductor applications.
- ▶ Technologies ranging from 160nm to 28nm MS CMOS, FDSOI, SiGe, SOI, HV for telecommunication, automotive, industrial and other applications.
- ▶ Best-in-class high performance processes at affordable prices. Extensive design-kits and libraries offer.

### Technology Highlights

#### ST 28 nm FDSOI

The 28nm FDSOI CMOS technology is the most advanced node offered by STMicroelectronics. SOI based technology provides low leakage devices and wide back biasing voltage capabilities. Main applications are for low power digital and mixed-signal (MS)/RF applications. Extensive design kit and libraries are offered with compatibility with a wide range of CAD tools.

#### ST 55 nm SiGe BiCMOS

European flagship industrial SiGe BiCMOS technology for terahertz range applications. The process comes with an extremely fast bipolar transistor and with 8 Cu backend metal layers including a very thick top layer for inductances with high-quality factors. The CMOS part also comes with extended digital standard cells and IO libraries.

#### ST 65 nm CMOS

Standard CMOS process with digital, mixed-signal and RF capabilities. RF components like inductors, varactors and MIM capacitors are provided. This is a technology of choice for applications where a high density of digital circuitry is required along with analog components, i.e. for mixed-signal applications.

#### ST 130 nm SiGe BiCMOS 9MW

130nm SiGe process with Bipolar transistor and thick metal layers for RF/mmW applications (Frequencies up to 77 GHz), wireless communication (around 60GHz for WLAN) and optical communications systems.

## ST 130nm CMOS 9A

Low Power 130nm CMOS process with the extension of the RRAM/OxRAM NVM done as a post-process at CEA-Leti.

## ST 130nm HCMOS 9-SOI-FEM

H9-SOI-FEM is built on the same solid basis of the previous standard H9SOI technology and shares with it the robustness, the capability to address all FEM (stands for Front End Module) applications (RF Switches, PA, LNA) and the expertise in RF SOI process.

## ST 0.16µm BCD

Smart-Power BCD8sP and BCD8s-SOI technologies combine high power transistors with low power digital and analog devices on a single chip. This technology is dedicated to power management systems, power supplies, motor drivers, amplifiers.

## ST Cu Pillars Interconnects

To extract the maximum performance out of the chips taped out in advanced technology nodes and for reduced interconnect parasitic losses, Cu pillars (micro bumps) of Sn/Ag alloy is offered on 300mm ST technologies with a pitch of 90µm.

## Technology Details

CMOS 28nm FDSOI	BiCMOS 55nm SiGe	CMOS 65nm LPGP	BiCMOS9MW 130nm SiGe
<p>28nm drawn poly length.</p> <p>Triple well. Fully Depleted SOI devices with ultrathin BOX and Ground Plane.</p> <p>Body biasing. Dual Vt MOS transistors (LVT, RVT).</p> <p>8 metal layers for interconnect.</p> <p>2 thick Cu top metal (0.88 micron).</p> <p>Dual gate oxide (1.0V for core and 1.8V for IO).</p> <p>Low k inter-level dielectric.</p> <p>Fringe MOM capacitors.</p> <p>Inductors Analog / RF capabilities</p> <p>Various power supplies supported: 1.8V, 1.0V.</p> <p>Standard cell libraries.</p> <p>Embedded memory (Single port RAM / ROM / Dual port RAM).</p>	<p>55nm drawn poly length.</p> <p>Bipolar SiGe-C NPN transistors: High Speed NPN with Ft=320GHz.</p> <p>Deep Nwell, Deep Trench Isolation.</p> <p>Triple Vt MOS transistors (LVT, RVT and SVT).</p> <p>Ultra-thick Cu top metal 3.0 micron.</p> <p>8 Cu metal layers with ultra-thick top layer (3.0µm).</p> <p>Millimetre-wave inductors.</p> <p>Analog / RF capabilities.</p> <p>MIM &amp; Fringe MOM capacitors.</p> <p>Various power supply supported: 2.5V, 1.2V, 1V.</p> <p>Standard cell libraries.</p> <p>Embedded memory (Single port RAM / ROM / Dual port RAM).</p>	<p>65nm drawn poly length.</p> <p>7 metal layers.</p> <p>Deep Nwell and Deep Trench Isolation.</p> <p>Triple Vt MOS transistors (LVT, RVT and SVT).</p> <p>Low Power and General Purpose MOS transistors.</p> <p>Dual gate oxide (1.0V for core and 2.5V for IO).</p> <p>MIM &amp; Fringe MOM capacitors.</p> <p>Inductors Analog / RF capabilities.</p> <p>Various power supplies supported: 2.5V, 1.2V, 1V.</p> <p>Standard cell libraries.</p> <p>Embedded memory (Single port RAM / ROM / Dual Port RAM).</p>	<p>130nm drawn, 130nm effective.</p> <p>Deep Nwell and Deep Trench Isolation.</p> <p>Double Vt transistor offering (Low Leakage, High Speed).</p> <p>Dual gate oxide (1.2V for core and 2.5V for IO).</p> <p>Bipolar SiGe transistors.</p> <p>Typical Ft (for 2 families above): 230/150GHz.</p> <p>Power supply 1.2V.</p> <p>6 Cu metal layers.</p> <p>MIM capacitors.</p> <p>Standard cell libraries.</p> <p>Embedded memory (Single port RAM).</p>
HCMOS9A 130nm	H9-SOI-FEM 130nm	BCD8sP & BCD8s-SOI	Cu Pillars Interconnects
<p>CMOS gate length: 130nm drawn poly length.</p> <p>Deep Nwell, Deep Trench Isolation.</p> <p>Vt transistor offering (Low Power, Analog).</p> <p>Bipolar NPN transistors.</p> <p>Typical beta: 90.</p> <p>Ft Max @ Vbc=0: 2,4GHz.</p> <p>2 specific implant levels: NDRIFT &amp; PDRIFT MIM 5fF/µm<sup>2</sup>.</p> <p>Double gate oxide for analog features.</p> <p>4 metal layers in standard Fluorinated SiO<sub>2</sub> (intermetal dielectric).</p> <p>Power supply: 1.2V for Digital, 4.6V for Analog application multiple.</p> <p>Standard cell libraries.</p>	<p>CMOS gate length: 130nm.</p> <p>SOI wafers with high resistive substrate 2.5V.</p> <p>Body Contacted CMOS.</p> <p>Floating Body CMOS 5.0V NLD-MOS.</p> <p>PLDMOS 1.2V High Speed 130nm.</p> <p>4 metal layers for interconnect</p> <p>Ultra-thick Cu top metal (4.0 micron).</p> <p>High Linearity MIM capacitor.</p> <p>Standard cell libraries.</p>	<p>Bipolar-CMOS-DMOS.</p> <p>4 Metal Levels with last Al Thick-Power metal.</p> <p>Baseline 3.3V CMOS.</p> <p>Medium Voltage Modules: 6V / 20V / 40V NDMOS and PDMOS.</p> <p>High Voltage Modules: 70V / 100V / 140V / 200V NDMOS and PDMOS Optional 2nd gate oxide for 1.8V.</p> <p>CMOS Dielectric Isolation on SOI.</p> <p>Available memory: OTP.</p>	<p>Pillar of copper + Sn/Ag alloy capping.</p> <p>Small Diameter / Height: 62µm / 65 µm.</p> <p>Fine pitch (down to 90µm).</p> <p>Available on ST 300mm processes.</p> <p>Fast turnaround (2 weeks).</p>

Visit our website for detailed specifications and information on additional services.

[www.europactice-ic.com](http://www.europactice-ic.com)

**ST Technologies**  
romain.verly@mycmp.fr

**General Information**  
mpc@imec.be