




life.augmented



EUROPRACTICE



STMicroelectronics 28, 55, 65, 130 & 160nm PROTOTYPING AND VOLUME PRODUCTION

Picture Source: STMicroelectronics

EUROPRACTICE provides access to STMicroelectronics CMOS, BiCMOS SiGe and High Voltage Technologies for Multi-Project-Wafer Prototyping and Small Volume Production.

Why EUROPRACTICE?

- ▶ Affordable and easy access to Prototyping and Small Volume Production services for academia and industry.
- ▶ MPW (Multi-Project-Wafer) runs for various technologies, including ASICs, Photonics, MEMS and more.
- ▶ Advanced packaging, system integration solutions and test services.

Why STMicroelectronics?

- ▶ Leading European foundry for analog/mixed-signal (MS) semiconductor applications.
- ▶ Technologies ranging from 160nm to 28nm MS CMOS, FDSOI, SiGe, SOI, HV for telecommunication, automotive, industrial and other applications.
- ▶ Best-in-class high performance processes at affordable prices. Extensive design-kits and libraries offer.

Technology Highlights

28FDSOI & P28 – 28nm CMOS FDSOI + PCM NVM

The 28nm FDSOI CMOS technology is the most advanced node offered by STMicroelectronics. SOI based technology provides low leakage devices and wide back biasing voltage capabilities. Main applications are for low power digital and mixed-signal (MS)/RF applications. Extensive design kit and libraries are offered with compatibility with a wide range of CAD tools.

The new P28 technology is directly derived from the 28FDSOI one and integrates a non-volatile phase change memory to address automotive MCUs, Grade0 applications. It comes with a renewed IP offer combining large performance and design flexibility, with all the advantages of the FDSOI platform (power and energy efficiency, analog performance for MS and RF design, and robustness for mission critical applications).

B55X – 55nm SiGe BiCMOS

The B55X technology takes over from the B55 one while drastically improving its performance. This new technology manages to combine higher gain and speed of bipolar transistors (the cut-off frequency is for exemple improved from 320 to 400 GHz) with even lower consumption of MOS transistors, aligned with that of the equivalent CMOS platform. It further facilitates the integration of RF, analog and digital parts on a single chip, and definitely remains the European flagship industrial BiCMOS technology for RF applications.

C65LPGP – 65nm LP&GP CMOS

Standard CMOS process with digital, mixed-signal and RF capabilities. RF components like inductors, varactors and MIM capacitors are provided. This is a technology of choice for applications where a high density of digital circuitry is required along with analog components, i.e. for mixed-signal applications.

B9MW – 130nm SiGe BiCMOS

130nm SiGe process with Bipolar transistor and thick metal layers for RF/mmW applications (Frequencies up to 77 GHz), wireless communication (around 60GHz for WLAN) and optical communications systems.

H9A – 130nm HV CMOS

Low Power 130nm CMOS process with the extension of the RRAM/OxRAM NVM done as a post-process at CEA-Leti.

H9SOI-FEM – 130nm RFSOI CMOS

H9-SOI-FEM is built on the same solid basis of the previous standard H9SOI technology and shares with it the robustness, the capability to address all FEM (Front End Module) applications (RF Switches, PA, LNA) and the expertise in RF SOI process.

BCD8sP & BCD8s-SOI – 160nm BCDMOS

Smart-Power BCD8sP and BCD8s-SOI technologies combine high power transistors with low power digital and analog devices on a single chip. This technology is dedicated to power management systems, power supplies, motor drivers, amplifiers.

Technology Details

28FDSOI	P28	B55X	C65LPGP
<p>28nm drawn poly length.</p> <p>Triple well. Fully Depleted SOI devices with ultrathin BOX and Ground Plane.</p> <p>Body biasing. Dual Vt MOS transistors (LVT, RVT).</p> <p>8 metal layers for interconnect.</p> <p>2 thick Cu top metal (0.88 micron).</p> <p>Dual gate oxide (1.0V for core and 1.8V for IO).</p> <p>Low k inter-level dielectric.</p> <p>Fringe MOM capacitors.</p> <p>Inductors Analog / RF capabilities</p> <p>Various power supplies supported: 1.8V, 1.0V.</p> <p>Standard cell libraries.</p> <p>Embedded memory (Single port RAM / ROM / Dual port RAM).</p>	<p>28nm drawn poly length.</p> <p>Triple gate oxide: 1V, 1.8V & 5V.</p> <p>High & standard Vt LP MOS transistors.</p> <p>Copper metallization with 11 levels (including 1 thick top metal) + NiPd finish.</p> <p>OTP, ROM, RAM + PCM.</p> <p>PCM main features outlook:</p> <p>High density PCM cell (< 0.04 μm^2);</p> <p>Fast access time (< 15 ns);</p> <p>High endurance (1.5K write cycles – 1PPM);</p> <p>Long retention time (25 years – 1PPM).</p>	<p>55nm drawn poly length</p> <p>Si/SiGe:C HBTs, natural NPN & PNP BJTs</p> <p>Ft > 400GHz & Fmax > 500GHz</p> <p>Deep NWell, optional DTI</p> <p>Double gate oxide: 1.2V (LP) & 2.5V (GP)</p> <p>High & standard Vt LP MOS transistors</p> <p>Natural active, poly & metal resistors</p> <p>Natural, MOM & MIM capacitors</p> <p>Copper metallization with 7 levels (including 2 thick top metals) + alucap</p> <p>Standard & IO cells (more to come)</p> <p>OTP available, ROM & RAM offer to be defined.</p>	<p>65nm drawn poly length.</p> <p>7 metal layers.</p> <p>Deep Nwell and Deep Trench Isolation.</p> <p>Triple Vt MOS transistors (LVT, RVT and SVT).</p> <p>Low Power and General Purpose MOS transistors.</p> <p>Dual gate oxide (1.0V for core and 2.5V for IO).</p> <p>MIM & Fringe MOM capacitors.</p> <p>Inductors Analog / RF capabilities.</p> <p>Various power supplies supported: 2.5V, 1.2V, 1V.</p> <p>Standard cell libraries.</p> <p>Embedded memory (Single port RAM / ROM / Dual Port RAM).</p>
B9MW	H9A	H9SOI-FEM	BCD8sP & BCD8s-SOI
<p>130nm drawn, 130nm effective.</p> <p>Deep Nwell and Deep Trench Isolation.</p> <p>Double Vt transistor offering (Low Leakage, High Speed).</p> <p>Dual gate oxide (1.2V for core and 2.5V for IO).</p> <p>Bipolar SiGe transistors.</p> <p>Typical Ft (for 2 families above): 230/150GHz.</p> <p>Power supply 1.2V.</p> <p>6 Cu metal layers.</p> <p>MIM capacitors.</p> <p>Standard cell libraries.</p> <p>Embedded memory (Single port RAM).</p>	<p>CMOS gate length: 130nm drawn poly length.</p> <p>Deep Nwell, Deep Trench Isolation.</p> <p>Vt transistor offering (Low Power, Analog).</p> <p>Bipolar NPN transistors.</p> <p>Typical beta: 90.</p> <p>Ft Max @ Vbc=0: 2,4GHz.</p> <p>2 specific implant levels: NDRIFT & PDRIFT MIM 5ff/μm^2.</p> <p>Double gate oxide for analog features.</p> <p>4 metal layers in standard Fluorinated SiO2 (intermetal dielectric).</p> <p>Power supply: 1. 2V for Digital, 4.6V for Analog application multiple.</p> <p>Standard cell libraries.</p>	<p>CMOS gate length: 130nm.</p> <p>SOI wafers with high resistive substrate 2.5V.</p> <p>Body Contacted CMOS.</p> <p>Floating Body CMOS 5.0V NLD-MOS.</p> <p>PLDMOS 1.2V High Speed 130nm.</p> <p>4 metal layers for interconnect</p> <p>Ultra-thick Cu top metal (4.0 micron).</p> <p>High Linearity MIM capacitor.</p> <p>Standard cell libraries.</p>	<p>Bipolar-CMOS-DMOS.</p> <p>4 Metal Levels with last Al Thick-Power metal.</p> <p>Baseline 3.3V CMOS.</p> <p>Medium Voltage Modules: 6V / 20V / 40V NDMOS and PDMOS.</p> <p>High Voltage Modules: 70V / 100V / 140V / 200V NDMOS and PDMOS Optional 2nd gate oxide for 1.8V.</p> <p>CMOS Dielectric Isolation on SOI.</p> <p>Available memory: OTP.</p>

