News & Events

Mailing List

MPW Schedules & Prices
Access & Registration
Prototyping & Fabrication Services
Design tools, Training and Membership

SCHEDULES & PRICES

2027

Home
Schedules 2027

2027 RUN SCHEDULES AND PRICES

On this page you can find General  MPW and mini@sic run schedules and prices for 2027.

If you need the 2026 schedules, please click here.

There are two prices in the Europractice lists: Discounted and Standard.

 
DISCOUNTED PRICE

Three conditions should be met for Discounted prices:

  • Customer is an academic institution or a research facility from one of the 27 EU countries together with Albania, Armenia, Azerbaijan, Bosnia-Herzegovina, Georgia, Iceland, Israel, Liechtenstein, North Macedonia, Moldova, Montenegro, Norway, Switzerland, Turkey, Serbia, the UK and Ukraine.
  • Customer is a registered Europractice member who has paid the Full-IC annual membership fee.
  • The intended design will be done for educational purposes or for publicly funded research.
 
STANDARD PRICE

Standard prices apply to all other customers.

Expand All
Collapse All

To reserve your seat on a run, please register your design in the Registration Form or contact the Europractice partner responsible for the technology.

Prices for TSMC and mini@asic are coming soon.

Detailed Submission Schedule
TSMC MPW
Jan
Feb
Mar
Apr
May
Jun
Jul
Aug
Sep
Oct
Nov
Dec
TSMC 65nm CMOS Logic or MS/RF, GP or LP
28
18
20
5
28
TSMC 55nm CMOS Logic or MS/RF, GP or LP or ULP
16
TSMC 40nm CMOS Logic or MS/RF, LP
(no triple gate oxide)
18
15
17
12
14
16
TSMC 40nm CMOS Logic or MS/RF, GP
(no triple gate oxide)
15
14
TSMC 28nm CMOS Logic or RF HPC/HPC+
10
21
16
13
19
14
12
TSMC 22nm CMOS Logic or RF ULL (w/ or wo/ ReRam)
10
14
11
9
22
19
14
16
TSMC 16nm CMOS Logic or RF FinFET Compact
23
25
15
10
TSMC 7nm CMOS Logic or RF FinFET
17
Discover University FinFET Program

Important notes:

Dates are final gds deadlines.
For a more detailed schedule please click on the “Detailed Submission Schedule” on top.

 

For TSMC 7nm CMOS Logic or RF FinFET schedule for the period July to December will be published on 16/03/2027.

 

Several TSMC shuttles are extremely loaded. For any technology, please make your design registration as early as possible. We will work with you and do our best to get your design on the run. If required, a waiting list will be created.

Bumping is available upon request for all 12-inch technologies.

Please note that eFuse for 65 nm  is only supported in Fab12. Please select the correct shuttle.

Contact eptsmc@imec.be if any of the following options are used: Bumping, MTP/OTP.