imec Brazil IC fabrication

[vc_row css_animation=”” row_type=”row” use_row_as_full_screen_section=”no” type=”full_width” angled_section=”no” text_align=”left” background_image_as_pattern=”without_pattern”][vc_column][vc_column_text]

IMEC/TSMC Mini@sic Incentive Program for Brazilian Universities

Imec offers free fabrication of limited number of projects per year on mini@sic runs for TSMC 0.18µm CMOS technology. The program started in 2013 with the first call for a mini@sic run in 2014.
The following documents describe the details of the program, participation conditions and project selection criteria.
After fabrication and measurements of the devices, a short report should be posted on this website.[/vc_column_text][vc_empty_space][vckit_separator tutorial=””][vc_empty_space][vc_column_text]Documents

• Program description
• Application form
• Selection criteria
• Report template
• Procedures for CNPq Importa Facil
• 2019 Indicators Report

[/vc_column_text][vc_empty_space][vckit_separator tutorial=””][vc_empty_space][vc_column_text]Reports[/vc_column_text][vc_empty_space][vc_column_text]2018

• EPUSP_0.5V Front-End for Electrical Impedance Spectroscopy
• ITA_LowPowerFuzzy2Controller_RadHardUnitCells_ADC
• Unipampa_Ultra-Low Power RF Receiver

[/vc_column_text][vc_empty_space][vc_column_text]2017

• ITA ADC, ROIC and FSM
• EPUSP – Subcircuits for Bluetooth Low-energy Receiver
• UFRGS – RadHard digital library cells
• Unicamp – Active Inductor LC-VCO
• UFSC – 1-GHz CMOS Differential Ring Oscillator

[/vc_column_text][vc_empty_space][vc_column_text]2016

• PURCS – loT Edge Device with Power Domain Separation based on the HF-RISC Processor – C-SoC
• EESC/USP – Analog and RF IP Blocks
• ITA Interval Type-2Fuzzy Logic Blocks
• UNIPAMPA – Microcontroller and Voltage References for Low Power Applications
• UFMG – Bouncing Pixels For LoC Applications
• FEI – Non-standard gate geometries (hexagonal, octagonal, ellipsoidal, wave, and fish)
• UFRGS – Fully Integrated Class J Power Amplifier for IEEE 802.11g/n

[/vc_column_text][vc_empty_space][vc_column_text]2015

• FEI Study of the non-classical gate layouts for MOSFETs
• PUC-RS Simple SoC (SSoC)
• USP-EP Analog and RFID circuits

[/vc_column_text][vc_empty_space][vc_column_text]2014

• UFSC LRF Multiproject
• UnB Design of a Passive RFID Tag for 13,56MHz
• USP-IF Digital read-out circuit (ROIC) for mid-infrared photodetectors

[/vc_column_text][vc_empty_space][/vc_column][/vc_row][vc_row css_animation=”” row_type=”row” use_row_as_full_screen_section=”no” type=”full_width” angled_section=”no” text_align=”left” background_image_as_pattern=”without_pattern”][vc_column][/vc_column][/vc_row]